UPD750106 datasheet(13/80 Pages) NEC

13 / 80 page

µPD750104, 750106, 750108, 750104(A), 750106(A), 750108(A)

Input state

: To be connected to VSS or VDD

through a separate resistor

Output state : To be left open

Input state

: To be connected to VSS or VDD

through a separate resistor

Output state : To be left open

Input state

: To be connected to VSS

Output state : To be connected to VSS

(Do not connect to a pull-up

resistor specified with a mask

option.)

3.4

Connection of Unused Pins

Table 3-1. Connection of Unused Pins

Note When the subsystem clock is not used, set SOS.0 to 1 (not to use the built-

in feedback resistor).

Pin name

Recommended connection

P00/INT4

To be connected to VSS or VDD

P01/SCK

P02/SO/SB0

P03/SI/SB1

To be connected to VSS

P10/INT0 - P12/INT2

To be connected to VSS or VDD

P13/TI0

P20/PTO0

P21/PTO1

P22/PCL

P23/BUZ

P30 - P33

P40 - P43

P50 - P53

P60/KR0 - P63/KR3

P70/KR4 - P73/KR7

P80, P81

XT1Note

To be connected to VSS or VDD

XT2Note

To be left open

To be connected directly to VDD

To be connected to VSS or VDD through a

separate resistor

UPD750106 Datasheet(PDF) 13 Page - NEC

UPD750106 Datasheet(HTML) 13 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL