Electronic Components Datasheet Search
  English  ▼

X  

UPD753036 Datasheet(PDF) 39 Page - NEC

Part # UPD753036
Description  4-BIT SINGLE-CHIP MICROCONTROLLER
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD753036 Datasheet(HTML) 39 Page - NEC

Back Button UPD753036 Datasheet HTML 35Page - NEC UPD753036 Datasheet HTML 36Page - NEC UPD753036 Datasheet HTML 37Page - NEC UPD753036 Datasheet HTML 38Page - NEC UPD753036 Datasheet HTML 39Page - NEC UPD753036 Datasheet HTML 40Page - NEC UPD753036 Datasheet HTML 41Page - NEC UPD753036 Datasheet HTML 42Page - NEC UPD753036 Datasheet HTML 43Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 88 page
background image
39
µPD753036, 753036(A)
Data Sheet U11353EJ4V0DS00
8. STANDBY FUNCTION
In order to save power consumption while a program is in a standby mode, two types of standby modes (STOP
mode and HALT mode) are provided for the
µPD753036.
Table 8-1. Operation Status in Standby Mode
STOP Mode
HALT Mode
Set instruction
STOP instruction
HALT instruction
System clock when set
Settable only when the main system
Settable both by the main system
clock is used.
clock and subsystem clock.
Operation
Clock generator
The main system clock stops oscillation.
Only the CPU
Φ halts (oscillation
status
continues).
Basic interval timer
Operation stops
Operation. (The IRQBT is set in the
reference interval) Note 1.
Serial interface
Operable only when an external SCK
Operable Note 1
input is selected as the serial clock.
Timer/event counter
Operable only when a signal input to
Operable Note 1
the T10-T12 pins is specified as the
count clock.
Watch timer
Operable when fXT is selected as the
Operable
count clock.
LCD driver controller
Operable only when fXT is selected as
Operable
the LCDCL.
External interrupt
The INT1, 2, and 4 are operable.
Only the INT0 is not operated. Note 2
CPU
The operation stops.
Release signal
• Interrupt request signal sent from the operable hardware enabled by the
interrupt enable flag.
• Test request signal sent from the test source enabled by the test enable flag
• RESET signal
Notes 1.
Cannot operate only when the main system clock stops.
2.
Can operate only when the noise eliminator is not used (IM02 = 1) by bit 2 of the edge detection mode
register(IM0).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com