UPD75328GC datasheet(2/66 Pages) NEC

2 / 66 page

µPD75328

Including the pins

which also serve

as LCD drive pins.

Excluding the

pins which is

specifically pro-

vided for driving

LCD.

FUNCTIONAL OUTLINE (1/2)

Item

Function

Number of Basic

Instructions

Instruction

0.95, 1.91, and 15.3

µs, (Main system clock: operating at 4.19 MHz)

Execution Time

122

µs (Subsystem clock: operating at 32.768 kHz)

ROM

8064

× 8-bit

RAM

512

× 4-bit

General-Purpose

4-bit manipulation: 8

×4 banks, 8-bit manipulation: 4×4 banks

Registers

I/O Line

CMOS Input pins

Internal pull-up resistor

specification by software

CMOS input/output pins

is possible (except P00).

CMOS output pins

Also serve as segment pins

N-ch open-drain

Withstand voltage: 10V

input/output

Internal pull-up resistor

specification by mask option

is possible.

LCD Controller/

• LCD drive output pins

Driver

• Segment output pins: 20 (CMOS output pins: 8)

• Common output pins: 4

• Capable of driving up to 20

× 4 segments

• Display output mode: Static, 1/2, 1/3, 1/4 duty

A/D Converter

8-bit resolution x 6 channels (successive approximation type)

• Operating voltage VDD = 3.5 to 6.0 V

• A/D conversion speed 40.1

µs (operating at 4.19 MHz)

8-bit timer/event counter

• Clock source: 4 steps

• Event count is possible

8-bit basic interval timer

Timer

3 chs

• Reference time generation (1.95, 7.82, 31.3, 250 ms: operating at 4.19

MHz)

• Can be used as watchdog timer

Clock timer

• 0.5 second interval generation

• Count clock source slectable (4.19 MHz/32.768 kHz)

• Clock advance mode (3.9 ms time interval generation)

• Buzzer output (2 kHz)

Clock synchronized serial interface

Serial

• Internal NEC standard serial bus interface (SBI mode)

Interface

• 3-line serial I/O mode ... MSB/LSB first selectable

• 2-line serial I/O mode

Bit Sequential

Special bit manipulation memory: 16 bits

Buffer

Clock Output

Φ, 524, 262, 65.5 kHz (Main system clock: 4.19 MHz)

(PCL)

Buzzer Output

2 kHz (with main system clock or subsystem clock operated)

(BUZ)

Vector Interrupt

• External: 3

• Internal: 3

Test Input

• External: 1

• Internal: 1

Internal

Memory

UPD75328GC Datasheet(PDF) 2 Page - NEC

UPD75328GC Datasheet(HTML) 2 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL