| Electronic Components Datasheet Search |
|
MAX1007CAG Datasheet(PDF) 11 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX1007CAG Datasheet(HTML) 11 Page - Maxim Integrated Products |
|
11 / 12 page ![]() Applications Information Precautions must be taken to minimize RF coupling through the IC. Shutdown Modes At power-up, the device initializes in total shutdown mode. The digital interface is always active. Table 2 describes the various power modes available. When the PGA is not on (in shutdown, standby, or receive mode, or when PKWDW is low), the PS input pins (RPS, FPS1, FPS2) are pulled down to ground. To minimize RF coupling, the unselected channels are also pulled down to ground when the circuit is active. The current source and the 1.87V PSBIAS voltage gen- erator are turned on only when the device is performing the transmit power-sense measurement. Power-Supply Bypassing and Ground Management Optimum system performance is obtained with printed circuit boards that use separate analog and digital ground planes. Wire-wrap boards are not recommend- ed. The two ground planes should be connected together at the low-impedance power-supply source. Bypass AVDD with a 0.1µF ceramic capacitor connect- ed between AVDD and AGND. Mount it with short leads close to the device. Similarly bypass DVDD with a 0.1µF ceramic capacitor connected between DVDD and DGND. Ferrite beads may also be used to further iso- late the analog and digital power supplies. Mobile-Radio Analog Controller ______________________________________________________________________________________ 11 ADCCTRL RSSI RPS FPS1 FPS2 PSBIAS PSDWDW BANT t10 t11 OLD DATA VALID Figure 4c. Power-Sense/Best-Antenna Detailed Interface RxEN, TxEN DESCRIPTION 0 0 Total shutdown 0 1 Transmit mode, all DACs enabled 1 0 Receive mode, SDAC and GDAC outputs disabled 1 1 Standby: REF, GDAC, and XDAC enabled. Rest of IC is shut down. Table 2. Power Modes CS SCLK DIN START A2 A1 A0 RxEN COMMAND BYTE TxEN SD LD D7 D6 D5 D4 D3 D2 D1 D0 CS SCLK DIN START A2 A1 A0 RxEN TxEN SD LD DOUT WRITE READ D7 D6 D5 D4 D3 D2 D1 D0 COMMAND BYTE Figure 4d. Serial-Interface Timing |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |