| Electronic Components Datasheet Search |
|
MAX1108CUB Datasheet(PDF) 16 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX1108CUB Datasheet(HTML) 16 Page - Maxim Integrated Products |
|
16 / 20 page ![]() Single-Supply, Low-Power, 2-Channel, Serial 8-Bit ADCs 16 ______________________________________________________________________________________ to the SCLK pin; varying the analog input alters the result of conversion that is clocked out at the DOUT pin. A total of 10 clock cycles is required per conversion. Data Framing The falling edge of CS does not start a conversion. The first logic high clocked into DIN is interpreted as a start bit and defines the first bit of the control byte. Acquisition starts on the falling edge of the fourth SCLK and lasts for two SCLKs in external clock mode or four SCLKs in internal clock mode. Conversion starts imme- diately after acquisition is completed. The start bit is defined as: The first high bit clocked into DIN with CS low any time the converter is idle; e.g., after VDD is applied. OR In external clock mode, the first high bit clocked into DIN after the bit 5 (D5) of a con- version in progress is clocked onto the DOUT pin. OR In internal clock mode, the first high bit clocked into DIN after the bit 4 (D4) is clocked onto the DOUT pin. The MAX1108/MAX1109 can run at a maximum speed of 10 clocks per conversion. Figure 10 shows the serial- interface timing necessary to perform a conversion every 10 SCLK cycles in external clock mode. Many microcontrollers require that conversions occur in multiples of 8 SCLK clocks; 16 clocks per conversion is typically the fastest that a microcontroller can drive the MAX1108/MAX1109. Figure 11 shows the serial-inter- face timing necessary to perform a conversion every 16 SCLK cycles in external clock mode. SCLK DIN DOUT CS S CONTROL BYTE 0 CONTROL BYTE 1 S CONVERSION RESULT 0 D7 D5 D0 D7 D5 D0 D7 CONVERSION RESULT 1 CONTROL BYTE 2 S 1 8 10 1 10 1 10 1 S tACQ tACQ tACQ IDLE A/D STATE tCONV tCONV tCONV Figure 10. Continuous Conversion, External Clock Mode, 10 Clocks/Conversion Timing SCLK DIN DOUT CS S CONTROL BYTE 0 CONTROL BYTE 1 S CONVERSION RESULT 0 D7 D0 D7 D0 CONVERSION RESULT 1 S 1 8 17 25 Figure 11. Continuous Conversion, External Clock Mode, 16 Clocks/Conversion Timing |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |