| Electronic Components Datasheet Search |
|
SCG3050 Datasheet(PDF) 1 Page - Connor-Winfield Corporation |
|
|
|||||||||||||||||||||||||||||
SCG3050 Datasheet(HTML) 1 Page - Connor-Winfield Corporation |
|
1 / 12 page ![]() Application The SCG3050 is designed for use as a reference input for OC-48 Framers and SERDES. It generates less than 1 psRMS jitter over the OC-48 bandwidth. SCG3050 is well suited for use in line cards, service termination cards and similar functions to provide reliable reference, phase locked, synchronization for TDM, PDH, SONET, and SDH network equipment. The SCG3050 provides a jitter filtered, wander following output signal synchronized to a superior Stratum or peer input reference signal. Features • 3.3V High Precision PLL • Two Differential LVPECL Outputs @ 155.52 MHz • 8 kHz CMOS Input Reference • Reference Duty Cycle Tolerant • Low Temperature Reflow Surface Mounting SCG3050 Series Synchronous Clock Generators PLL 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630- 851- 4722 Fax: 630- 851- 5040 www.conwin.com Bulletin SG032 Page 1 of 12 Revision P01 Date 11 DEC 02 Issued By MBatts |
Similar Part No. - SCG3050 |
|
Similar Description - SCG3050 |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |