Electronic Components Datasheet Search
  English  ▼

X  

16F628 Datasheet(PDF) 109 Page - Microchip Technology

Part # 16F628
Description  FLASH-Based 8-Bit CMOS Microcontrollers
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

16F628 Datasheet(HTML) 109 Page - Microchip Technology

Back Button 16F628 Datasheet HTML 105Page - Microchip Technology 16F628 Datasheet HTML 106Page - Microchip Technology 16F628 Datasheet HTML 107Page - Microchip Technology 16F628 Datasheet HTML 108Page - Microchip Technology 16F628 Datasheet HTML 109Page - Microchip Technology 16F628 Datasheet HTML 110Page - Microchip Technology 16F628 Datasheet HTML 111Page - Microchip Technology 16F628 Datasheet HTML 112Page - Microchip Technology 16F628 Datasheet HTML 113Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 168 page
background image
 2002 Microchip Technology Inc.
Preliminary
DS40044A-page 107
PIC16F627A/628A/648A
FIGURE 14-16:
WATCHDOG TIMER BLOCK DIAGRAM
TABLE 14-9:
SUMMARY OF WATCHDOG TIMER REGISTERS
14.8
Power-Down Mode (SLEEP)
The Power-down mode is entered by executing a
SLEEP instruction.
If enabled, the Watchdog Timer will be cleared but
keeps running, the PD bit in the STATUS register is
cleared, the TO bit is set, and the oscillator driver is
turned off. The I/O ports maintain the status they had,
before
SLEEP was executed (driving high, low, or hi-
impedance).
For lowest current consumption in this mode, all I/O
pins should be either at V
DD, or VSS, with no external
circuitry drawing current from the I/O pin and the com-
parators, and V
REF should be disabled. I/O pins that
are hi-impedance inputs should be pulled high or low
externally to avoid switching currents caused by float-
ing inputs. The T0CKI input should also be at V
DD or
V
SS for lowest current consumption. The contribution
from on chip pull-ups on PORTB should be considered.
The MCLR pin must be at a logic high level (V
IHMC).
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR Reset
Value on all
other
RESETS
2007h
Config.
bits
LVP
BOREN
MCLRE
FOSC2
PWRTE
WDTE
FOSC1
FOSC0
uuuu uuuu
uuuu uuuu
81h, 181h
OPTION
RBPU
INTEDG
T0CS
T0SE
PSA
PS2
PS1
PS0
1111 1111
1111 1111
Legend:
x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition.
Note:
Shaded cells are not used by the Watchdog Timer.
(Figure 6-1)
Note:
T0SE, T0CS, PSA, PS0-PS2 are bits in the OPTION register.
From TMR0 Clock Source
Watchdog
Timer
WDT
Enable Bit
0
1
8
8 to 1 MUX
PS<2:0>
To TMR0
(Figure 6-1)
01
PSA
WDT
Time out
PSA
M
U
X
MUX
3
WDT POSTSCALER/
TMR0 PRESCALER
Note:
It should be noted that a RESET generated
by a WDT time out does not drive MCLR
pin low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com