A29040C datasheet(14/29 Pages) AMICC

14 / 29 page

A29040C Series

(March, 2015, Version 1.1)

AMIC Technology, Corp.

START

Read I/O7-I/O0

Toggle Bit

= Toggle ?

Program/Erase

Operation Not

Commplete, Write

Reset Command

Yes

Notes :

1. Read toggle bit twice to determine whether or not it is

toggling. See text.

2. Recheck toggle bit because it may stop toggling as I/O5

changes to "1". See text.

Read I/O7 - I/O0

Twice

I/O5 = 1?

Toggle Bit

= Toggle ?

Yes

Program/Erase

Operation

Commplete

Read I/O7-I/O0

(Notes 1,2)

Figure 4. Toggle Bit Algorithm

(Note 1)

After the sector erase command sequence is written, the

system should read the status on I/O7 (

Data Polling) or I/O6

(Toggle Bit 1) to ensure the device has accepted the

command sequence, and then read I/O3. If I/O3 is "1", the

internally controlled erase cycle has begun; all further

commands (other than Erase Suspend) are ignored until the

erase operation is complete. If I/O3 is "0", the device will

accept additional sector erase commands. To ensure the

command has been accepted, the system software should

check the status of I/O3 prior to and following each

subsequent sector erase command. If I/O3 is high on the

second status check, the last command might not have been

accepted. Table 5 shows the outputs for I/O3.

A29040C Datasheet(PDF) 14 Page - AMIC Technology

A29040C Datasheet(HTML) 14 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL