Electronic Components Datasheet Search
  English  ▼

X  

SM5837AF Datasheet(PDF) 7 Page - Nippon Precision Circuits Inc

Part # SM5837AF
Description  Variable-length 1H Delay Line LSI
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NPC [Nippon Precision Circuits Inc]
Direct Link  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM5837AF Datasheet(HTML) 7 Page - Nippon Precision Circuits Inc

  SM5837AF Datasheet HTML 1Page - Nippon Precision Circuits Inc SM5837AF Datasheet HTML 2Page - Nippon Precision Circuits Inc SM5837AF Datasheet HTML 3Page - Nippon Precision Circuits Inc SM5837AF Datasheet HTML 4Page - Nippon Precision Circuits Inc SM5837AF Datasheet HTML 5Page - Nippon Precision Circuits Inc SM5837AF Datasheet HTML 6Page - Nippon Precision Circuits Inc SM5837AF Datasheet HTML 7Page - Nippon Precision Circuits Inc SM5837AF Datasheet HTML 8Page - Nippon Precision Circuits Inc  
Zoom Inzoom in Zoom Outzoom out
 7 / 8 page
background image
SM5837AF
NIPPON PRECISION CIRCUITS—7
Serial Input Set Method
(PARA, SDI, SICK, LEN)
When PARA goes LOW, 3-input serial data set
method is used to set the delay length. Inputs DL3 to
DL10 are ignored. SDI, SICK and LEN function as
the serial data input, serial data shift clock and latch
clock enable, respectively.
The serial input data format, shown in figure XREF,
comprises 11-bit serial data (S0 to S10) input on SDI
in sync with SICK. The data on SDI is clocked into
00111100010
513
↓↓↓↓↓↓↓↓↓↓↓
↓
01111100001
1024
01111100010
1025
↓↓↓↓↓↓↓↓↓↓↓
↓
11111100001
2048
11111100010
2049
↓↓↓↓↓↓↓↓↓↓↓
↓
11111111110
2077
11111111111
2078
Table 1. Delay bit length setting
DL10
DL9
DL8
DL7
DL6
DL5
DL4
DL3
DL2
DL1
DL0
Delay length
the serial-to-parallel converter shift register on the
rising edge of SICK, and 11-bit parallel data is then
latched into the delay length set register on the rising
edge of LEN.
The delay length (LH) is determined by the input
data S0 to S10 (just as for parallel input data DL0 to
DL10) as shown in equation 2. See also table 1.
Note that SICK and CLK can be asynchronous.
(2)
L
H
31
Sk
2
k
×
{}
k0
=
10
∑
+
=
Delay Clock Input (CLK)
All 1H delay registers operate in sync with the delay
clock CLK. The maximum clock frequency is 40
MHz.
Input Data (DI0 to DI11)
DI0 to DI11 are the 12-bit data inputs.
Dotted lines indicate possible SICK and LEN states.
Figure 1. Serial input data format
S10
S9
S8
S7
S6
S5
S4
S3
S2
S1
S0
SDI
SICK
LEN
Output Data (DO0 to DO11,OE)
DO0 to DO11 are the 12-bit data outputs. They are
tristate outputs, with the output state selected by OE.
When OE is HIGH, the outputs are enabled. When
OE is LOW, the outputs are disabled (high-imped-
ance state).
Reset (RSTN)
At power-ON, the internal timing generator circuits
must be initialized by a LOW-level input on RSTN.
After RSTN goes HIGH, the set delay length
becomes active.



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com