| Electronic Components Datasheet Search |
|
PDSP16318 Datasheet(PDF) 6 Page - Mitel Networks Corporation |
|
|
|||||||||||||||||||||||||||||
PDSP16318 Datasheet(HTML) 6 Page - Mitel Networks Corporation |
|
6 / 8 page ![]() PDSP16318/16318A 6 Min. 100 20 20 8 2 10 8 2 2 8 5 - - - - - Max. - - - - - - - - - - 30 30 30 30 110 60 Min. 50 15 15 5 2 10 5 2 2 8 5 - - - - - ELECTRICAL CHARACTERISTICS Test conditions (unless otherwise stated): T amb (Commercial) = 0 °C to +70°C, VCC = 5.0V ± 5%, GND = 0V T amb (Industrial) =-40 °C to +85°C, VCC = 5.0V ± 10%, GND = 0V T amb (Military) =-55 °C to +125°C, VCC = 5.0V ± 10%, GND = 0V STATIC CHARACTERISTICS Value Characteristic Symbol Units Conditions Min. Typ. Max. Output high voltage V OH 2.4 - V IOH = 3.2mA Output low voltage V OL - 0.4 V lOL=-3.2mA Input high voltage V IH 3.5 - V Input low voltage V IL - 0.5 V Input leakage current I IL -10 +10 µA GND < V IN<VCC Output leakage current l oz -50 - +50 µA GND <V OUT < VCC Output SC current I OS 20 - 200 mA V cc = Max Input capacitance C IN - 9 - pF Max. - - - - - - - - - - 40 40 40 40 70 30 Characteristic Clock period Clock High Time Clock Low Time A15:0, B15:0 setup to clock rising edge A15:0, B15:0 hold after clock rising edge MS, S2:0, ASI setup to clock rising edge DEL, ASR, CLR setup to clock rising edge DEL, ASR, CLR, MS, S2:0, ASI hold after clock rising edge CEA, CEB setup to clock falling edge CEA, CEB hold after clock rising edge Clock rising edge to OVR, C15:0, D15:0 OEC/OED low to C15:0/D15:0 high data valid OEC/OED low to C15:0/D15:0 low data valid OEC/OED high to C15:0/D15:0 high impedance Vcc current Vcc current Conditions 2 x LSTTL + 20pF 2 x LSTTL + 20pF 2 x LSTTL + 20pF 2 x LSTTL + 20pF VCC = max, TTL input levels Outputs unloaded, fCLK = max VCC = max, CMOS input levels Outputs unloaded, fCLK = max SWITCHING CHARACTERISTICS Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns mA mA PDSP16318 PDSP16318A Value Industrial Value Military NOTES 1. LSTTL is equivalent to I OH = 20 microamps, IOL = -0.4mA 2. Current is defined as negative into the device 3. CMOS input levels are defined as: V IL = 0.5 V IH = VDD - 0.5 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |