Electronic Components Datasheet Search
  English  ▼

X  

CS5336-TC Datasheet(PDF) 18 Page - Cirrus Logic

Part # CS5336-TC
Description  16-Bit, Stereo A/D Converters for Digital Audio
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5336-TC Datasheet(HTML) 18 Page - Cirrus Logic

Back Button CS5336-TC Datasheet HTML 14Page - Cirrus Logic CS5336-TC Datasheet HTML 15Page - Cirrus Logic CS5336-TC Datasheet HTML 16Page - Cirrus Logic CS5336-TC Datasheet HTML 17Page - Cirrus Logic CS5336-TC Datasheet HTML 18Page - Cirrus Logic CS5336-TC Datasheet HTML 19Page - Cirrus Logic CS5336-TC Datasheet HTML 20Page - Cirrus Logic CS5336-TC Datasheet HTML 21Page - Cirrus Logic CS5336-TC Datasheet HTML 22Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 34 page
background image
CMODE - Clock Mode Select, PIN 12.
CMODE should be tied low to select an ICLKD frequency of 256 X the output word rate.
CMODE should be tied high to select an ICLKD frequency of 384 X the output word
rate.
SMODE - Serial Interface Mode Select, PIN 13.
SMODE should be tied high to select serial interface master mode, where SCLK, FSYNC
and L/R are all outputs, generated by internal dividers operating from ICLKD. SMODE
should be tied low to select serial interface slave mode, where SCLK, FSYNC and L/R
are all inputs. In slave mode, L/R, FSYNC and SCLK need to be derived from ICLKD
using external dividers.
Digital Outputs
SDATA - Serial Data Output, PIN 16.
Audio data bits are presented MSB first, in 2’s complement format. Additional tag bits,
which indicate input overload and left/right channel data, are output immediately
following each audio data word.
DCAL - Digital Calibrate Output, PIN 9.
DCAL rises immediately upon entering the power-down state (DPD brought high). It
returns low 4096 L/R periods after leaving the power down state (DPD brought low),
indicating the end of the offset calibration cycle (which = 85.33 ms with a 12.288 MHz
ICLKD). May be connected to ACAL.
OCLKD - Digital Section Output Clock, PIN 21.
OCLKD is always 128 X the output word rate. Normally connected to ICLKA.
Digital Inputs or Outputs
SCLK - Serial Data Clock, PIN 15.
Data is clocked out on the rising edge of SCLK for the CS5336 and CS5338. Data is
clocked out on the falling edge of SCLK for the CS5339.
In master mode (SMODE high), SCLK is a continuous output clock at 64 X the output
word rate.
In slave mode (SMODE low), SCLK is an input, which requires a continuously supplied
clock at any frequency from 32 X to 128 X the output word rate (64 X is preferred).
When FSYNC is high, SCLK clocks out serial data, except for the MSB which appears on
SDATA when L/R changes.
CS5336, CS5338, CS5339
3-56
DS23F1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com