Electronic Components Datasheet Search
  English  ▼

X  

Z86C21 Datasheet(PDF) 10 Page - Zilog, Inc.

Part # Z86C21
Description  8K ROM Z8 CMOS MICROCONTROLLER
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z86C21 Datasheet(HTML) 10 Page - Zilog, Inc.

Back Button Z86C21 Datasheet HTML 6Page - Zilog, Inc. Z86C21 Datasheet HTML 7Page - Zilog, Inc. Z86C21 Datasheet HTML 8Page - Zilog, Inc. Z86C21 Datasheet HTML 9Page - Zilog, Inc. Z86C21 Datasheet HTML 10Page - Zilog, Inc. Z86C21 Datasheet HTML 11Page - Zilog, Inc. Z86C21 Datasheet HTML 12Page - Zilog, Inc. Z86C21 Datasheet HTML 13Page - Zilog, Inc. Z86C21 Datasheet HTML 14Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 35 page
background image
\10
Z86C21 MCU
WITH
8K ROM
PIN FUNCTIONS (Continued)
Port 3 (P37-P30). Port 3 is an 8-bit, CMOS compatible four-
fixed-input and four-fixed-output port. These eight I/O lines
have four-fixed input (P33-P30) and four fixed output
(P37-P34) ports. Port 3, when used as serial I/O, is pro-
grammed as serial in and serial out, respectively (Figure 8
and Table 4) Port 3 pins have Auto Latches only.
Port 3 is configured under software control to provide the
following control functions: handshake for Ports 0 and 2
(/DAV and RDY); four external interrupt request signals
(IRQ3-IRQ0); timer input and output signals (T
IN and TOUT),
and Data Memory Select (/DM).
UART Operation. Port 3 lines P30 and P37, are be pro-
grammed as serial I/O lines for full-duplex serial asynchro-
Out
In
PAD
Z86C21
MCU
Port 3
(I/O or Control)
Auto Latch
R
≈ 500 KΩ
PAD
Port 3 Output Configuration
Port 3 Input Configuration
Figure 8. Port 3 Configuration
nous receiver/transmitter operation. The bit rate is con-
trolled by the Counter/Timer0.
The Z86C21 automatically adds a start bit and two stop bits
to transmitted data (Figure 9). Odd parity is also available
as an option. Eight data bits are always transmitted,
regardless of parity selection. If parity is enabled, the
eighth bit is the odd parity bit. An interrupt request (IRQ4)
is generated on all transmitted characters.
Received data must have a start bit, eight data bits and at
least one stop bit. If parity is on, bit 7 of the received data
is replaced by a parity error flag. Received characters
generate the IRQ3 interrupt request.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com