TMG39921 datasheet(49/95 Pages) AMSCO

49 / 95 page

ams Datasheet

Page 49

[v1-04] 2014-Oct-24

Document Feedback

TMG3992 − Register Description

Wait Time Register (WTIME 0x83)

The WTIME controls the amount of time in a low power mode

between Proximity and/or ALS cycles. It is set 2.78ms

increments unless the WLONG bit is asserted in which case the

wait times are 12× longer. WTIME is programmed as a 2’s

complement number. Upon power up, the wait time register is

set to 0xFF.

Figure 48:

Wait Time Register

Note(s) and/or Footnote(s):

1. The wait time register should be configured before AEN and/or PEN is asserted.

2. During any Proximity and/or ALS cycle, the wait state, depicted in the functional block diagram, is entered. For example, Proximity

only, Proximity and ALS, or ALS only cycles always enter the WAIT state and are separated by the time defined by WTIME.

765

432

WTIME

Field

Bits

Description

WTIME

7:0

VALUE

WAIT TIME

TIME

(WLONG=0)

TIME

(WLONG=1)

0xFF

2.78 ms

0.03 sec

0xAB

236 ms

2.84 sec

….

0x00

256

712 ms

8.54 sec

256

TIME

2.78ms

------------------

–

TMG39921 Datasheet(PDF) 49 Page - ams AG

TMG39921 Datasheet(HTML) 49 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Download

Link URL