Electronic Components Datasheet Search
  English  ▼

X  

MEC1322 Datasheet(PDF) 350 Page - Microchip Technology

Part # MEC1322
Description  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 Datasheet(HTML) 350 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 346Page - Microchip Technology MEC1322 Datasheet HTML 347Page - Microchip Technology MEC1322 Datasheet HTML 348Page - Microchip Technology MEC1322 Datasheet HTML 349Page - Microchip Technology MEC1322 Datasheet HTML 350Page - Microchip Technology MEC1322 Datasheet HTML 351Page - Microchip Technology MEC1322 Datasheet HTML 352Page - Microchip Technology MEC1322 Datasheet HTML 353Page - Microchip Technology MEC1322 Datasheet HTML 354Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 350 / 456 page
background image
MEC1322
DS00001719D-page 350
 2014 - 2015 Microchip Technology Inc.
2PE
Parity Error
When receiving data, the parity bit is clocked in on the falling edge of
the 10th CLK edge. If the channel is configured to expect either even
or odd parity and the 10th bit is contrary to the expected parity, then
the PE and REC_TIMEOUT bits are set following the falling edge of
the 10th CLK edge and an interrupt is generated.
R/WC
0h
VCC1_R
ESET
1 REC_TIMEOUT
Receive Timeout
Following assertion of the REC_TIMEOUT bit, the channel’s CLK
line is automatically pulled low for a minimum of 300us until the PS/2
status register is read. Under PS2 automatic operation, PS2_EN is
set, this bit is set on one of three receive error conditions:
When the receiver bit time (the time between falling edges) exceeds
300μs.
If the time from the first bit (start) to the 10th bit (parity) exceeds
2ms.
On a receive parity error along with the Parity Error (PE) bit.
On a receive framing error due to an incorrect STOP bit along with
the framing error (FE) bit.
A low to high transition on this bit generates a PS2 Activity interrupt.
R/WC
0h
VCC1_R
ESET
0 RDATA_RDY
Receive Data Ready
Under normal operating conditions, this bit is set following the falling
edge of the 11th clock given successful reception of a data byte from
the PS/2 peripheral (i.e., no parity, framing, or receive time-out
errors) and indicates that the received data byte is available to be
read from the Receive Register. This bit may also be set in the event
that the PS2_EN bit is cleared following the 10th CLK edge.
Reading the Receive Register clears this bit.
A low to high transition on this bit generates a PS2 Activity interrupt.
R
0h
VCC1_R
ESET
Offset
08h
Bits
Description
Type
Default
Reset
Event



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com