Electronic Components Datasheet Search
  English  ▼

X  

MEC1322 Datasheet(PDF) 348 Page - Microchip Technology

Part # MEC1322
Description  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 Datasheet(HTML) 348 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 344Page - Microchip Technology MEC1322 Datasheet HTML 345Page - Microchip Technology MEC1322 Datasheet HTML 346Page - Microchip Technology MEC1322 Datasheet HTML 347Page - Microchip Technology MEC1322 Datasheet HTML 348Page - Microchip Technology MEC1322 Datasheet HTML 349Page - Microchip Technology MEC1322 Datasheet HTML 350Page - Microchip Technology MEC1322 Datasheet HTML 351Page - Microchip Technology MEC1322 Datasheet HTML 352Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 348 / 456 page
background image
MEC1322
DS00001719D-page 348
 2014 - 2015 Microchip Technology Inc.
29.15.2
PS2 RECEIVE BUFFER REGISTER
29.15.3
PS2 CONTROL REGISTER
Offset
00h
Bits
Description
Type
Default
Reset
Event
31:8 Reserved
R
-
-
7:0 RECEIVE_DATA
Data received from a peripheral are recorded in this register.
A transmission initiated by writing the PS2 Transmit Buffer Register
will not start until valid data in this register have been read and
RDATA_RDY has been cleared by hardware.
The Receive Buffer Register is initialized to FFh after a read or after
a Time-out has occurred.
RFFh
VCC1_R
ESET
Offset
00h
Bits
Description
Type
Default
Reset
Event
31:6 Reserved
R
-
-
5:4 STOP
These bits are used to set the level of the stop bit expected by the
PS/2 channel state machine. These bits are therefore only valid
when PS2_EN is set.
00b=Receiver expects an active high stop bit.
01b=Receiver expects an active low stop bit.
10b=Receiver ignores the level of the Stop bit (11th bit is not inter-
preted as a stop bit).
11b=Reserved.
R/W
0h
VCC1_R
ESET
3:2 PARITY
These bits are used to set the parity expected by the PS/2 channel
state machine. These bits are therefore only valid when PS2_EN is
set.
00b=Receiver expects Odd Parity (default).
01b=Receiver expects Even Parity.
10b=Receiver ignores level of the parity bit (10th bit is not interpreted
as a parity bit).
11b=Reserved
R/W
0h
VCC1_R
ESET
1 PS2_EN
PS/2 Enable.
0=The PS/2 state machine is disabled. The CLK pin is driven low and
the DATA pin is tri-stated.
1=The PS/2 state machine is enabled, allowing the channel to per-
form automatic reception or transmission, depending on the
state of PS2_T/R.
R/W
0h
VCC1_R
ESET
0 PS2_T/R
PS/2 Transmit/Receive
0=The P2/2 channel is enabled to receive data.
1=The PS2 channel is enabled to transmit data.
R/W
0h
VCC1_R
ESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com