UPD1002 datasheet(40/46 Pages) MICROCHIP

40 / 46 page

UPD1002

DS00001760B-page 40

 2014 Microchip Technology Inc.

4.5.2

SPI ROM CONTROLLER TIMING

The following specifies the SPI ROM Controller timing requirements for the device.

4.5.3

USB POWER DELIVERY SIGNAL TIMING

All USB Power Delivery signals (PD_DATA, PD_ID) conform to the voltage, power, and timing characteristics/specifica-

tions as set forth in the USB Power Delivery Specification. Please refer to the USB Power Delivery Specification, avail-

able at http://www.usb.org.

FIGURE 4-3:

SPI ROM CONTROLLER TIMING

TABLE 4-4:

SPI ROM CONTROLLER TIMING VALUES

Symbol

Description

Min

Typ

Max

Units

tfc

Clock frequency

46.86

48.62

MHz

tceh

Chip enable (SPI_ROM_CE_EN) high time

tclq

Clock to input data

tdh

Input data hold time

0.70

4.52

tos

Output setup time

5.35

8.28

toh

Output hold time

11.57

15.22

tov

Clock to output valid

1.16

3.3

tcel

Chip enable (SPI_ROM_CE_EN) low to first clock

tceh

Last clock to chip enable (SPI_ROM_CE_EN) high

SPI_ROM_CLK

SPI_ROM_DI

SPI_ROM_DO

SPI_ROM_CE_N

tcel

tfc

tclq

tceh

tdh

toh

tos

tov

toh

UPD1002 Datasheet(PDF) 40 Page - Microchip Technology

UPD1002 Datasheet(HTML) 40 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL