Electronic Components Datasheet Search
  English  ▼

X  

POWERSTEP01TR Datasheet(PDF) 22 Page - STMicroelectronics

Part # POWERSTEP01TR
Description  System-in-package integrating microstepping controller and 10 A power MOSFETs
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

POWERSTEP01TR Datasheet(HTML) 22 Page - STMicroelectronics

Back Button POWERSTEP01TR Datasheet HTML 18Page - STMicroelectronics POWERSTEP01TR Datasheet HTML 19Page - STMicroelectronics POWERSTEP01TR Datasheet HTML 20Page - STMicroelectronics POWERSTEP01TR Datasheet HTML 21Page - STMicroelectronics POWERSTEP01TR Datasheet HTML 22Page - STMicroelectronics POWERSTEP01TR Datasheet HTML 23Page - STMicroelectronics POWERSTEP01TR Datasheet HTML 24Page - STMicroelectronics POWERSTEP01TR Datasheet HTML 25Page - STMicroelectronics POWERSTEP01TR Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 92 page
background image
Functional description
powerSTEP01
22/92
DocID025022 Rev 5
7
Functional description
7.1
Device power-up
During power-up, the device is under reset (all logic IOs disabled and power bridges in high
impedance state) until the following conditions are satisfied:
VREG is greater than VREGthOn
Internal oscillator is operative
STBY/RESET input is forced high.
After power-up, the device state is the following:
Parameters are set to default
Internal logic is driven by internal oscillator and a 2-MHz clock is provided by the
OSCOUT pin
Bridges are disabled (high impedance).
FLAG output is forced low (UVLO failure indication).
After power-up, a period of tlogicwu must pass before applying a command to allow proper
oscillator and logic startup.
Any movement command makes the device exit from High Z state (HardStop and SoftStop
included).
7.2
Logic I/O
Pins CS, CK, SDI, STCK, SW and STBY/RESET are TTL/CMOS 3.3 V to 5 V compatible
logic inputs.
Pin SDO is a TTL/CMOS compatible logic output. VDD pin voltage imposes logical output
voltage range.
Pins FLAG and BUSY/SYNC are open-drain outputs.
SW and CS inputs are internally pulled up to VDD and STBY/RESET input is internally pulled
down to ground.
7.3
Charge pump
To ensure the correct driving of the high-side integrated MOSFETs, a voltage higher than
the motor power supply voltage needs to be applied to the VBOOT pin. The high-side gate
driver supply voltage VBOOT is obtained through an oscillator and a few external
components realizing a charge pump (see Figure 5).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com