| Electronic Components Datasheet Search |
|
UT54ACS191 Datasheet(PDF) 6 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
UT54ACS191 Datasheet(HTML) 6 Page - Aeroflex Circuit Technology |
|
6 / 10 page ![]() 6 AC ELECTRICAL CHARACTERISTICS 2 (VDD = 5.0V ±10%; VSS = 0V 1, -55 °C < T C < +125°C); Unless otherwise noted, Tc is per the temperature range ordered. Notes: 1. Maximum allowable relative shift equals 50mV. 2. All specifications valid for radiation dose ≤ 1E6 rads(Si). 3. Based on characterization, hold time (tH2) of 0ns can be assumed if data setup time (tSU2) is >10ns. This is guaranteed, but not tested. SYMBOL PARAMETER MINIMUM MAXIMUM UNIT tPLH LOAD to Qn 2 20 ns tPHL LOAD to Qn 2 22 ns tPLH Data In to Qn 2 23 ns tPHL Data In to Qn 2 19 ns tPLH CLK to Qn 2 17 ns tPHL CLK to Qn 2 22 ns tPLH CLK to RCO 2 12 ns tPHL CLK to RCO 2 15 ns tPLH CLK to MAX/MIN 2 22 ns tPHL CLK to MAX/MIN 2 23 ns tPLH D/U to RCO 2 16 ns tPHL D/U to RCO 2 18 ns tPLH D/U to MAX/MIN 2 15 ns tPHL D/U to MAX/MIN 2 17 ns tPLH CTEN to RCO 2 12 ns tPHL CTEN to RCO 2 16 ns fMAX Maximum clock frequency 63 MHz tSU1 LOAD , CTEN, D/U Setup time before CLK ↑ 12 ns tSU2 A, B, C, D setup time before LOAD ↑ 5 ns tH1 CTEN and D/U hold time after CLK ↑ 2 ns tH2 3 A, B, C, D hold time after LOAD ↑ 2 ns tW Minimum pulse width CLK high CLK low LOAD low 8 ns |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |