Electronic Components Datasheet Search
  English  ▼

X  

CS9210 Datasheet(PDF) 10 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CS9210
Description  Geode??CS9210 Graphics Companion DSTN Controller
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS9210 Datasheet(HTML) 10 Page - National Semiconductor (TI)

Back Button CS9210 Datasheet HTML 6Page - National Semiconductor (TI) CS9210 Datasheet HTML 7Page - National Semiconductor (TI) CS9210 Datasheet HTML 8Page - National Semiconductor (TI) CS9210 Datasheet HTML 9Page - National Semiconductor (TI) CS9210 Datasheet HTML 10Page - National Semiconductor (TI) CS9210 Datasheet HTML 11Page - National Semiconductor (TI) CS9210 Datasheet HTML 12Page - National Semiconductor (TI) CS9210 Datasheet HTML 13Page - National Semiconductor (TI) CS9210 Datasheet HTML 14Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 39 page
background image
www.national.com
10
Revision 3.2
Signal Definitions (Continued)
DISPOFF#
131
O
(12 mA)
Disables Panel
When this output is asserted low, it indicates that the LCD panel
should be disabled.
FP_VDDEN
130
O
(12 mA)
Controls LCD VDD FET
When this output is asserted high, voltage should be applied to the
panel. This signal is intended to control a power FET to the LCD
panel.
FP_VCONEN
129
O
(12 mA)
Controls LCD Bias Voltage Enable
When this output is asserted high, the contrast voltage (VCON) should
be applied to the panel.
2.2.3
Flat Panel Interface Signals (Continued)
Signal Name
Pin No.
Type
(Drive)
Description
2.2.4
Memory Interface Signals
Signal Name
Pin No.
Type
(Drive)
Description
MA_A[9:0]
23-32
O
(4 mA)
DRAM Bank A Address Bus
The address bus for Bank A of the DRAM.
MD_A[15:0]
33-35,
39-51
I/O
(4 mA)
DRAM Bank A Data Bus
The data bus for Bank A of the DRAM.
MA_B[9:0]
95-92,
88-83
O
(4 mA)
DRAM Bank B Address Bus
The address bus for Bank B of the DRAM.
MD_B[15:0]
82-74,
70-64
I/O
(4 mA)
DRAM Bank B Data Bus
The data bus for Bank B of the DRAM.
OEA#
53
O
(4 mA)
DRAM Bank A Output Enable
The output enable for Bank A of the DRAM.
OEB#
63
O
(4 mA)
DRAM Bank B Output Enable
The output enable for Bank B of the DRAM.
RASA#
57
O
(4 mA)
DRAM Bank A Row Address Strobe
The row address strobe for Bank A of the DRAM.
RASB#
60
O
(4 mA)
DRAM Bank B Row Address Strobe
The row address strobe for Bank B of the DRAM.
UCASA#
52
O
(4 mA)
DRAM Bank A High Byte Column Address Strobe
The column address strobe for the upper eight bits of data for Bank A
of the DRAM.
LCASA#
56
O
(4 mA)
DRAM Bank A Low Byte Column Address Strobe
The column address strobe for the lower eight bits of data for Bank A
of the DRAM.
UCASB#
62
O
(4 mA)
DRAM Bank B High Byte Column Address Strobe
The column address strobe for the upper eight bits of data for Bank B
of the DRAM.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com