| Electronic Components Datasheet Search |
|
DS99R102VS/NOPB Datasheet(PDF) 4 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DS99R102VS/NOPB Datasheet(HTML) 4 Page - Texas Instruments |
|
4 / 29 page ![]() DS99R101, DS99R102 SNLS240D – MARCH 2007 – REVISED APRIL 2013 www.ti.com Electrical Characteristics (1)(2)(3) (continued) Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Conditions Pin/Freq. Min Typ Max Units VOD Output Differential Voltage RL = 100Ω Tx: DOUT+, DOUT− 250 400 600 mV (DOUT+)–(DOUT−) VODSEL = L (Figure 10) RL = 100Ω 450 750 1200 mV VODSEL = H (Figure 10) ΔVOD Output Differential Voltage RL = 100Ω 4 50 mV Unbalance VOS Offset Voltage RL = 100Ω 1.00 1.25 1.50 V ΔVOS Offset Voltage Unbalance RL = 100Ω 1 50 mV IOS Output Short Circuit Current DOUT = 0V, DIN = H, TPWDNB, DEN = 2.4V, −2 −5 −8 mA VODSEL = L DOUT = 0V, DIN = H, TPWDNB, DEN = 2.4V, −7 −10 −13 mA VODSEL = H IOZ TRI-STATE Output Current TPWDNB, DEN = 0V, −15 ±1 +15 µA DOUT = 0V or 2.4V SER/DES SUPPLY CURRENT (DVDD(5), PVDD(5) and AVDD(5) pins) IDDT Serializer (Tx) RL = 100Ω f = 40 MHz Total Supply Current VODSEL = L 40 80 mA (includes load current) Checker-board pattern (Figure 1)(6) RL = 100Ω f = 40 MHz VODSEL = H 40 85 mA Checker-board pattern (Figure 1)(6) IDDTZ Serializer (Tx) TPWDNB = 0V 1 100 µA Supply Current Power-down (All other LVCMOS Inputs = 0V) IDDR Deserializer (Rx) CL = 8 pF LVCMOS Output f = 40 MHz Total Supply Current Checker-board pattern 95 mA (includes load current) (Figure 2)(6) Deserializer (Rx) CL = 8 pF LVCMOS Output f = 40 MHz Total Supply Current Random pattern 90 mA (includes load current) IDDRZ Deserializer (Rx) RPWDNB = 0V Supply Current Power-down (All other LVCMOS Inputs = 0V, 1 50 µA RIN+/ RIN-= 0V) (5) Digital, PLL, and Analog VDDs (6) Figure 1, Figure 2, Figure 8, Figure 12, Figure 14 show a falling edge data strobe (TCLK IN/RCLK OUT). Serializer Timing Requirements for TCLK Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Conditions Min Typ Max Units tTCP Transmit Clock Period Figure 5(1) 25 T 333 ns tTCIH Transmit Clock High Time 0.4T 0.5T 0.6T ns tTCIL Transmit Clock Low Time 0.4T 0.5T 0.6T ns tCLKT TCLK Input Transition Time Figure 4 3 6 ns tJIT TCLK Input Jitter See (2) ps 33 (RMS) (1) Figure 5, Figure 15 show a rising edge data strobe (TCLK IN/RCLK OUT). (2) tJIT (@BER of 10e-9) specifies the allowable jitter on TCLK. tJIT not included in TxOUT_E_O parameter. 4 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated Product Folder Links: DS99R101 DS99R102 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |