Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

74L05 Datasheet(PDF) 4 Page - Maxim Integrated Products

Part # 74L05
Description  Low-Power, 12-Bit Sampling ADC with Internal Reference and Power-Down
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

74L05 Datasheet(HTML) 4 Page - Maxim Integrated Products

  74L05 Datasheet HTML 1Page - Maxim Integrated Products 74L05 Datasheet HTML 2Page - Maxim Integrated Products 74L05 Datasheet HTML 3Page - Maxim Integrated Products 74L05 Datasheet HTML 4Page - Maxim Integrated Products 74L05 Datasheet HTML 5Page - Maxim Integrated Products 74L05 Datasheet HTML 6Page - Maxim Integrated Products 74L05 Datasheet HTML 7Page - Maxim Integrated Products 74L05 Datasheet HTML 8Page - Maxim Integrated Products 74L05 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
Low-Power, 12-Bit Sampling ADC
with Internal Reference and Power-Down
4
_______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(VDD = 5V ±5%, VSS = 0V or -5V ±5%, fCLK = 1.6MHz, 50% duty cycle, AIN- = AGND, BIP = 0V, slow-memory mode, internal-reference
mode, reference compensation mode—external, synchronous operation, Figure 6, TA = TMIN to TMAX, unless otherwise noted.) (Note 1)
PARAMETER
RD Pulse Width
CONDITIONS
150
UNITS
MAX191C/E
MIN
TYP MAX
150
ns
140
0
140
MAX191M
MIN
TYP MAX
150
160
0
160
CL = 100pF
120
ns
80
100
ns
120
t8
110
120
100
ns
t7
100
120
80
ns
t6
0
0
CS to RD Hold Time
0
ns
t5
SYMBOL
RD to BUSY Delay
CS to RD Setup Time
0
ns
CL = 50pF
120
ns
t4
t3
t2
t1
TIMING CHARACTERISTICS (Figures 6–10)
(VDD =5V ±5%, VSS = 0V or -5V ±5%, TA = TMIN to TMAX, unless otherwise noted.) (Note 14)
Aperture Delay
Jitter < 50ps
25
ns
t12
2
2
2
200
200
200
ns
t10
HBEN to RD Hold Time
0
0
ns
0
t9
Data Access Time (Note 15)
Data Setup Time After
BUSY (Note 15)
Bus-Relinquish Time (Note 16)
HBEN to RD Setup Time
Delay Between Read
Operations (Note 6)
200
230
ns
260
t13
CLK to BUSY Delay (Note 6)
100
130
ns
150
t14
SCLKOUT to SSTRB
Rise Delay
SCLKOUT to SSTRB
Fall Delay
100
130
ns
150
t15
TA = +25°C
MIN
TYP MAX
µs
t11
Delay Between Conversions
VSS
V
-5.25
0
Negative Supply Voltage
IDD
VDD
VOL
VOH
COUT
IL
µA
20
50
V
0.4
IOUT = 1.6mA
mA
3
5
V
4.75
5.25
Positive Supply Voltage
Output Low Voltage
SYMBOL
PD = low
PD = high/float
PD = low
LSB
±1/2
FS change, VSS = -5V ±5%
Negative Supply Rejection (Note 13)
LSB
±1/2
FS change, VDD = 5V ±5%
Positive Supply Rejection (Note 13)
ISS
µA
V
pF
4.0
IOUT = -200µA
Output High Voltage
1
20
CS = RD = VDD,
AIN = 5V, D0/D8–D7/
DOUT = 0V or VDD,
HBEN = PAR = BIP
= 0V or VDD
Positive Supply Current
15
PD = high/float
Three-State Output
Capacitance (Note 6)
20
100
µA
Negative Supply Current
UNITS
±10
D0/D8-D7/DOUT
MIN
TYP
MAX
CONDITIONS
Three-State Leakage Current
PARAMETER
LOGIC OUTPUTS
POWER REQUIREMENTS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com