Electronic Components Datasheet Search
  English  ▼

X  

25AA1024I/MF Datasheet(PDF) 16 Page - Microchip Technology

Part # 25AA1024I/MF
Description  1 Mbit SPI Bus Serial EEPROM
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

25AA1024I/MF Datasheet(HTML) 16 Page - Microchip Technology

Back Button 25AA1024I/MF Datasheet HTML 12Page - Microchip Technology 25AA1024I/MF Datasheet HTML 13Page - Microchip Technology 25AA1024I/MF Datasheet HTML 14Page - Microchip Technology 25AA1024I/MF Datasheet HTML 15Page - Microchip Technology 25AA1024I/MF Datasheet HTML 16Page - Microchip Technology 25AA1024I/MF Datasheet HTML 17Page - Microchip Technology 25AA1024I/MF Datasheet HTML 18Page - Microchip Technology 25AA1024I/MF Datasheet HTML 19Page - Microchip Technology 25AA1024I/MF Datasheet HTML 20Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 36 page
background image
25AA1024
DS20001836J-page 16
 2007-2015 Microchip Technology Inc.
2.9
SECTOR ERASE
The Sector Erase function will erase all bits (FFh)
inside the given sector. A Write Enable (WREN)
instruction must be given prior to executing a Sector
Erase. This is done by setting CS low and then
clocking out the proper instruction into the 25AA1024.
After all eight bits of the instruction are transmitted, the
CS must be brought high to set the write enable latch.
The Sector Erase function is entered by driving CS
low, followed by the instruction code (Figure 2-9), and
three address bytes. Any address inside the sector to
be erased is a valid address.
CS must then be driven high after the last bit if the
address or the Sector Erase will not execute. Once the
CS is driven high, the self-timed Sector Erase cycle is
started. The WIP bit in the STATUS register can be
read to determine when the Sector Erase cycle is
complete.
If a SECTOR ERASE instruction is given to an address
that has been protected by the Block Protect bits (BP0,
BP1) then the sequence will be aborted and no erase
will occur.
See Table 2-3 for Sector Addressing.
FIGURE 2-9:
SECTOR ERASE SEQUENCE
SO
SI
SCK
CS
0
23456789 10 11
29 30 31
1
00
1
1
0
1
10
23 22 21 20
210
Instruction
24-bit Address
High-Impedance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com