Electronic Components Datasheet Search
  English  ▼

X  

ST16C450IP40 Datasheet(PDF) 4 Page - Exar Corporation

Part # ST16C450IP40
Description  UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART)
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

ST16C450IP40 Datasheet(HTML) 4 Page - Exar Corporation

  ST16C450IP40 Datasheet HTML 1Page - Exar Corporation ST16C450IP40 Datasheet HTML 2Page - Exar Corporation ST16C450IP40 Datasheet HTML 3Page - Exar Corporation ST16C450IP40 Datasheet HTML 4Page - Exar Corporation ST16C450IP40 Datasheet HTML 5Page - Exar Corporation ST16C450IP40 Datasheet HTML 6Page - Exar Corporation ST16C450IP40 Datasheet HTML 7Page - Exar Corporation ST16C450IP40 Datasheet HTML 8Page - Exar Corporation ST16C450IP40 Datasheet HTML 9Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 28 page
background image
ST16C450
4
Rev. 4.20
Symbol
Pin
Signal
Pin Description
40
44
48
type
A0
28
31
28
I
Address-0 Select Bit Internal registers address selection.
A1
27
30
27
I
Address-1 Select Bit Internal registers address selection.
A2
26
29
26
I
Address-2 Select Bit Internal registers address selection.
IOR
22
25
20
I
Read data strobe. Its function is the same as -IOR (see -
IOR), except it is active high. Either an active -IOR or IOR
is required to transfer data from 16C450 to CPU during a
read operation.
CS0
12
14
9
I
Chip Select-0. Logical 1 on this pin provides the chip select-
0 function.
CS1
13
15
10
I
Chip Select-1. Logical 1 on this pin provides the chip select-
1 function.
-CS2
14
16
11
I
Chip Select -2. Logical 0 on this pin provides the chip select-
2 function.
IOW
19
21
17
I
Write data strobe. Its function is the same as -IOW (see -
IOW), but it acts as an active high input signal. Either -IOW
or IOW is required to transfer data from the CPU to
ST16C450 during a write operation.
-AS
25
28
24
I
Address Strobe. A logic 0 transition on -AS latches the state
of the chip selects and the register select bits, A0-A2. This
input is used when address and chip selects are not stable
for the duration of a read or write operation, i.e., a micropro-
cessor that needs to de-multiplex the address and data bits.
If not required, the -AS input can be permanently tied to a
logic 0 (it is edge triggered).
D0-D7
1-8
2-9
43-47
2-4
I/O
Data Bus (Bi-directional) - These pins are the eight bit, tri-
state data bus for transferring information to or from the
controlling CPU. D0 is the least significant bit and the first
data bit in a transmit or receive serial data stream.
GND
20
22
18
Pwr
Signal and Power Ground.
SYMBOL DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com