TMS320C6421 datasheet(103/222 Pages) TI1

103 / 222 page

3.8 Device Initialization Sequence After Reset

TMS320C6421

Fixed-Point Digital Signal Processor

www.ti.com

SPRS346D – JANUARY 2007 – REVISED JUNE 2008

Software should follow this initialization sequence after coming out of device reset.

1. Complete the boot sequence as needed. For more details on the boot sequence, see the Using the

TMS320C642x Bootloader Application Report (literature number SPRAAK5).

2. If the device is not already at the desired operating frequency, program the PLL Controllers (PLLC1

and PLLC2) to configure the device frequency. For details on how to program the PLLC, see the

C642x DSP Phase-Locked Loop Controller (PLLC) User's Guide (literature number SPRUES0).

3. Program PINMUX0 and PINMUX1 registers to select device pin functions. For more details on

programming the PINMUX0 and PINMUX1 registers to select device pin functions, see Section 3.7,

Multiplexed Pin Configurations.

Note: If EMAC operation is desired, the EMAC must be placed in reset before programming

PINMUX1.HOSTBK and PINMUX1.RMII to select EMAC pins.

4. Program the VDD3P3V_PWDN register to power up the necessary I/O pins. For more details on

programming the VDD3P3V_PWDN register, see Section 3.2, Power Considerations.

5. As needed by the application, program the following System Module registers when there are no active

transactions on the respective peripherals:

HPICTL (Section 3.6.2.1, HPI Control Register): applicable for HPI only if a different host burst

write timeout value from default is desired.

TIMERCTL (Section 3.6.2.2, Timer Control Register): applicable for Timer0 and Watchdog Timer2

only.

EDMATCCFG (Section 3.6.2.3, EDMA TC Configuration Register): applicable for EDMA only. The

recommendation is to leave the EDMATCCFG register at its default.

6. Program the Power and Sleep Controller (PSC) to enable the desired peripherals. For details on how

to program the PSC, see the TMS320C642x Power and Sleep Controller (PSC) User's Guide

(literature number SPRUEN8).

7. Program the Switched Central Resource (SCR) bus priorities for the master peripherals

(Section 3.6.1). This must be configured when there are no active transactions on the respective

peripherals:

Program the MSTPRI0 and MSTPRI1 registers in the System Module. These registers can be

programmed before or after the respective peripheral is enabled by the PSC in step 6.

Program the EDMACC QUEPRI register, the C64x+ MDMAARBE.PRI field. These registers can

only be programmed after the respective peripheral is enabled by the PSC in step 6.

8. Configure the C64x+ Megamodule and the peripherals.

For details on C64x+ Megamodule configuration, see the TMS320C64x+ DSP Megamodule

Reference Guide (literature number SPRU871).

Special considerations 1: C64x+ L1P cache– on the C6421 device, the L1P Configuration

DSP Megamodule Reference Guide (SPRU871). For more details on theC6421 L1PCFG

L1PMODE setting to a valid setting (0, 1h, 2h, or 3h) by following these steps:

Write the desired L1P cache mode to the L1PMODE field in the L1PCFG register. Valid

L1PMODE settings are as follows: 0h (Cache disabled), 1h (4KB L1P cache), 2h (8KB L1P

cache), or 3h (16KB L1P cache).

ii.

Read back L1PCFG. This stalls the CPU until the mode change completes.

iii. Write the desired L1P cache mode to the L1PMODE field in the L1PCFG register. Valid

L1PMODE settings are as follows: 0h (Cache disabled), 1h (4KB L1P cache), 2h (8KB L1P

cache), or 3h (16KB L1P cache).

iv. Read back L1PCFG. This stalls the CPU until the mode change completes.

ii.

Special considerations 2: Bootloader disables C64x+ cache—For all boot modes that default

to DSPBOOTADDR = 0x0010 0000 (i.e., all boot modes except the EMIFA ROM Direct Boot,

Submit Documentation Feedback

Device Configurations

103

TMS320C6421 Datasheet(PDF) 103 Page - Texas Instruments

TMS320C6421 Datasheet(HTML) 103 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL