Electronic Components Datasheet Search
  English  ▼

X  

TMS570LS0914 Datasheet(PDF) 53 Page - Texas Instruments

Click here to check the latest version.
Part # TMS570LS0914
Description  16- and 32-Bit RISC Flash Microcontroller
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS570LS0914 Datasheet(HTML) 53 Page - Texas Instruments

Back Button TMS570LS0914 Datasheet HTML 49Page - Texas Instruments TMS570LS0914 Datasheet HTML 50Page - Texas Instruments TMS570LS0914 Datasheet HTML 51Page - Texas Instruments TMS570LS0914 Datasheet HTML 52Page - Texas Instruments TMS570LS0914 Datasheet HTML 53Page - Texas Instruments TMS570LS0914 Datasheet HTML 54Page - Texas Instruments TMS570LS0914 Datasheet HTML 55Page - Texas Instruments TMS570LS0914 Datasheet HTML 56Page - Texas Instruments TMS570LS0914 Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 159 page
background image
/NR
/1 to /64
OSCIN
PLL
INTCLK
/OD
/1 to /8
VCOCLK
/R
/1 to /32
post_ODCLK
/NF
/1 to /256
PLLCLK
fPLLCLK = (fOSCIN / NR) * NF / (OD * R)
TMS570LS0914
www.ti.com
SPNS225C – JUNE 2013 – REVISED SEPTEMBER 2015
Table 6-10. LPO Specifications
PARAMETER
MIN
TYP
MAX
UNIT
Clock Detection
oscillator fail frequency - lower threshold, using
1.375
2.4
4.875
MHz
untrimmed LPO output
oscillator fail frequency - higher threshold, using
22
38.4
78
MHz
untrimmed LPO output
LPO - HF oscillator
untrimmed frequency
5.5
9
19.5
MHz
trimmed frequency
8
9.6
11
MHz
startup time from STANDBY (LPO BIAS_EN High for
10
µs
at least 900µs)
cold startup time
900
µs
LPO - LF oscillator
untrimmed frequency
36
85
180
kHz
startup time from STANDBY (LPO BIAS_EN High for
100
µs
at least 900µs)
cold startup time
2000
µs
6.6.1.3
Phase Locked Loop (PLL) Clock Module
The PLL is used to multiply the input frequency to some higher frequency.
The main features of the PLL are:
•
Frequency modulation can be optionally superimposed on the synthesized frequency of PLL1.
•
Configurable frequency multipliers and dividers.
•
Built-in PLL Slip monitoring circuit.
•
Option to reset the device on a PLL slip detection.
6.6.1.3.1 Block Diagram
Figure 6-6 shows a high-level block diagram of the PLL macro on this microcontroller.
Figure 6-6. PLL Block Diagram
6.6.1.3.2 PLL Timing Specifications
Table 6-11. PLL Timing Specifications
PARAMETER
MIN
MAX
UNIT
fINTCLK
PLL1 Reference Clock frequency
1
20
MHz
Post-ODCLK – PLL1 Post-divider input clock
fpost_ODCLK
400
MHz
frequency
VCOCLK – PLL1 Output Divider (OD) input clock
fVCOCLK
150
550
MHz
frequency
Copyright © 2013–2015, Texas Instruments Incorporated
System Information and Electrical Specifications
53
Submit Documentation Feedback
Product Folder Links: TMS570LS0914



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com