| Electronic Components Datasheet Search |
|
TMS570LS1114 Datasheet(PDF) 102 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS570LS1114 Datasheet(HTML) 102 Page - Texas Instruments |
|
102 / 169 page ![]() TMS570LS1114 SPNS188B – OCTOBER 2012 – REVISED FEBRUARY 2015 www.ti.com 6.19 Reset / Abort / Error Sources Table 6-36. Reset/Abort/Error Sources ESM HOOKUP ERROR SOURCE SYSTEM MODE ERROR RESPONSE group.channel CPU TRANSACTIONS Precise write error (NCNB/Strongly Ordered) User/Privilege Precise Abort (CPU) n/a Precise read error (NCB/Device or Normal) User/Privilege Precise Abort (CPU) n/a Imprecise write error (NCB/Device or Normal) User/Privilege Imprecise Abort (CPU) n/a Undefined Instruction Trap Illegal instruction User/Privilege n/a (CPU)(1) MPU access violation User/Privilege Abort (CPU) n/a SRAM B0 TCM (even) ECC single error (correctable) User/Privilege ESM 1.26 Abort (CPU), ESM => B0 TCM (even) ECC double error (non-correctable) User/Privilege 3.3 nERROR B0 TCM (even) uncorrectable error (for example, redundant User/Privilege ESM => NMI => nERROR 2.6 address decode) B0 TCM (even) address bus parity error User/Privilege ESM => NMI => nERROR 2.10 B1 TCM (odd) ECC single error (correctable) User/Privilege ESM 1.28 Abort (CPU), ESM => B1 TCM (odd) ECC double error (non-correctable) User/Privilege 3.5 nERROR B1 TCM (odd) uncorrectable error (for example, redundant User/Privilege ESM => NMI => nERROR 2.8 address decode) B1 TCM (odd) address bus parity error User/Privilege ESM => NMI => nERROR 2.12 FLASH WITH CPU BASED ECC FMC correctable error - Bus1 and Bus2 interfaces (does not User/Privilege ESM 1.6 include accesses to Bank 7) FMC uncorrectable error - Bus1 and Bus2 accesses Abort (CPU), ESM => User/Privilege 3.7 (does not include address parity error) nERROR FMC uncorrectable error - address parity error on Bus1 User/Privilege ESM => NMI => nERROR 2.4 accesses FMC correctable error - Accesses to Bank 7 User/Privilege ESM 1.35 FMC uncorrectable error - Accesses to Bank 7 User/Privilege ESM 1.36 DMA TRANSACTIONS External imprecise error on read (Illegal transaction with ok User/Privilege ESM 1.5 response) External imprecise error on write (Illegal transaction with ok User/Privilege ESM 1.13 response) Memory access permission violation User/Privilege ESM 1.2 Memory parity error User/Privilege ESM 1.3 High-End Timer Transfer Unit 1 (HTU1) NCNB (Strongly Ordered) transaction with slave error response User/Privilege Interrupt => VIM n/a External imprecise error (Illegal transaction with ok response) User/Privilege Interrupt => VIM n/a Memory access permission violation User/Privilege ESM 1.9 Memory parity error User/Privilege ESM 1.8 High-End Timer Transfer Unit 2 (HTU2) NCNB (Strongly Ordered) transaction with slave error response User/Privilege Interrupt => VIM n/a External imprecise error (Illegal transaction with ok response) User/Privilege Interrupt => VIM n/a Memory access permission violation User/Privilege ESM 1.9 Memory parity error User/Privilege ESM 1.8 (1) The Undefined Instruction TRAP is NOT detectable outside the CPU. The trap is taken only if the instruction reaches the execute stage of the CPU. 102 System Information and Electrical Specifications Copyright © 2012–2015, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS1114 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |