Electronic Components Datasheet Search
  English  ▼

X  

GS2964 Datasheet(PDF) 10 Page - Semtech Corporation

Part # GS2964
Description  Adaptive Cable Equalizer
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS2964 Datasheet(HTML) 10 Page - Semtech Corporation

Back Button GS2964 Datasheet HTML 6Page - Semtech Corporation GS2964 Datasheet HTML 7Page - Semtech Corporation GS2964 Datasheet HTML 8Page - Semtech Corporation GS2964 Datasheet HTML 9Page - Semtech Corporation GS2964 Datasheet HTML 10Page - Semtech Corporation GS2964 Datasheet HTML 11Page - Semtech Corporation GS2964 Datasheet HTML 12Page - Semtech Corporation GS2964 Datasheet HTML 13Page - Semtech Corporation GS2964 Datasheet HTML 14Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 17 page
background image
GS2964 Adaptive Cable Equalizer
Data Sheet
51913 - 3
March 2010
10 of 17
4. Detailed Description
The GS2964 is a high-speed BiCMOS IC designed to equalize serial digital signals.
The GS2964 can equalize 3Gb/s, HD and SD serial digital signals, and will typically
equalize 100m of Belden 1694A cable at 2.97Gb/s, 140m at 1.485Gb/s and 180m at
270Mb/s.The GS2964 is powered from a single +3.3V power supply and consumes
approximately 215mW of power.
4.1 Serial Digital Inputs
The Serial Data Signal may be connected to the input pins (SDI/SDI) in either a
differential or single ended configuration. AC coupling of the inputs is recommended, as
the SDI and SDI inputs are internally biased at approximately 1.8V.
4.2 Cable Equalization
The input signal passes through a variable gain equalizing stage whose frequency
response closely matches the inverse of the cable loss characteristic. In addition, the
variation of the frequency response with control voltage imitates the variation of the
inverse cable loss characteristic with cable length.
The edge energy of the equalized signal is monitored by a detector circuit which
produces an error signal corresponding to the difference between the desired edge
energy and the actual edge energy. This error signal is integrated by both an internal and
an external AGC filter capacitor providing a steady control voltage for the gain stage. As
the frequency response of the gain stage is automatically varied by the application of
negative feedback, the edge energy of the equalized signal is kept at a constant level
which is representative of the original edge energy at the transmitter. The equalized
signal is also DC restored, effectively restoring the logic threshold of the equalized signal
to its correct level independent of shifts due to AC coupling.
4.3 Serial Digital Outputs
The digital output signals have a nominal voltage of 800mVpp differential, or 400mVpp
single-ended when terminated with 50Ω as shown in Figure 4-1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com