Electronic Components Datasheet Search
  English  ▼

X  

TPS62097 Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
Part # TPS62097
Description  TPS62097 2-A High Efficiency Step-Down Converter with iDCS-Control, Forced PWM Mode and Selective Switching Frequency
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TPS62097 Datasheet(HTML) 21 Page - Texas Instruments

Back Button TPS62097 Datasheet HTML 17Page - Texas Instruments TPS62097 Datasheet HTML 18Page - Texas Instruments TPS62097 Datasheet HTML 19Page - Texas Instruments TPS62097 Datasheet HTML 20Page - Texas Instruments TPS62097 Datasheet HTML 21Page - Texas Instruments TPS62097 Datasheet HTML 22Page - Texas Instruments TPS62097 Datasheet HTML 23Page - Texas Instruments TPS62097 Datasheet HTML 24Page - Texas Instruments TPS62097 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
VIN
GND
VOUT
PG
VOS
AVIN
EN
SS/TR
AGND
FB
MODE
C1
C3
R4
C2
L1
R2
R1
Single Point
Ground
TPS62097
www.ti.com
SLVSCD6 – DECEMBER 2015
11 PCB Layout
11.1 Layout Guidelines
•
TI recommends to place all components as close as possible to the IC. Specially, the input capacitor
placement must be closest to the PVIN and PGND pins of the device.
•
The low side of the input and output capacitors must be connected directly to the PGND pin to avoid a ground
potential shift.
•
Use the input capacitor's terminals as the common node for AVIN and PVIN, AGND and PGND. It helps to
reduce the noise coupling into the internal analog circuit blocks. Don't use a solid plane pour to connect these
nodes.
•
Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance.
•
The sense trace connected to VOS pin is a signal trace. Special care should be taken to avoid noise being
induced. By a direct routing, parasitic inductance can be kept small. Keep the trace away from SW nodes.
•
Refer to Figure 32 for an example of component placement, routing and thermal design.
11.2 Layout Example
Figure 32. TPS62097 PCB Layout
11.3 Thermal Information
Implementation of integrated circuits in low-profile and fine pitch surface mount packages typically requires
special attention to power dissipation. Many system dependent issues such as thermal coupling, airflow, added
heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-
dissipation limits of a given component.
Thermal Information provides the thermal metric of the device on the TPS62097 EVM after considering the PCB
design of real applications. The big copper planes connecting to the pads of the IC on the PCB board improve
the thermal performance of the device. For more details on how to use the thermal parameters, see the
application notes: Thermal Characteristics Application Notes SZZA017 and SPRA953.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: TPS62097



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com