CS3361 datasheet(7/8 Pages) ONSEMI

7 / 8 page

CS3361

www.onsemi.com

REGULATION WAVEFORMS

The CS3361 utilizes proportion control to maintain

regulation. Waveforms depicting operation are shown in

Figures 4, 5 and 6, where VBAT/N is the divided down

voltage present on the Sense pin using R1 and R2 (Figure 7).

A sawtooth waveform is generated internally. The

amplitude of this waveform is listed in the electric parameter

section as proportion control. The oscillator voltage is

summed with VBAT/N, and compared with the internal

voltage regulator (VREG) in the regulation comparator

which controls the field through the output “Device Driver.”

Figure 4 shows typical steady−state operation. A 50%

duty cycle is maintained.

Figure 5 shows the effect of a drop in voltage on (VBAT/N

+ VOSC). Notice the duty cycle increase to the field drive.

Figure 6 shows the effect of an increase in voltage (above

the regulation voltage) on (VBAT/N + VOSC). Notice the

decrease in field drive.

Figure 4. 50% Duty Cycle,

Steady State

Figure 5. > 50% Duty Cycle,

Increased Load

Figure 6. < 50% Duty Cycle,

Decreased Load

VREG

VBAT/N + VOSC

VREG

VBAT/N + VOSC

Field Driver On

VBAT/N + VOSC

Figure 7. Typical Application DIagram

BATTERY

Logic level

N Channel

MTB20N20E

POWER

GROUND

18 k

0.1

μF

50 k

0.047

μF

0.022

μF

20 k

2.4 k

GND

Driver

STATOR

RECTIFIER

FIELD

Lamp Indicator

R10

510

IGNITION

SWITCH

MPSA13

*Note: C2 optional for reduced jitter.

LAMP

VCC

Sense

OSC

IGN

*C2

μF

100 k

10 k

250

MR2502

CS3361 Datasheet(PDF) 7 Page - ON Semiconductor

CS3361 Datasheet(HTML) 7 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8

Datasheet Download

Link URL