1

2

3

4

5

6

7

8

ISO7240

9

10

11

12

13

14

15

16

NC

GND1

GND1

GND2

GND2

EN

1

2

3

4

5

6

7

8

ISO7241

9

10

11

12

13

14

15

16

GND1

GND1

GND2

GND2

1

2

3

4

5

6

7

8

ISO7242

9

10

11

12

13

14

15

16

GND1

GND1

GND2

GND2

DISABLE

GND1

GND1

GND2

GND2

CTRL

ISO7240CF

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

ISO7240CF-Q1, ISO7240C-Q1

ISO7241C-Q1, ISO7242C-Q1

SLLSE40A

– SEPTEMBER 2010 – REVISED SEPTEMBER 2011

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERABLE PART NUMBER

TOP-SIDE MARKING

ISO7240CFQDWRQ1

ISO7240CFQ

ISO7240CQDWRQ1

Product Preview

–40°C to 125°C

SOIC

– DW

Reel of 2000

ISO7241CQDWRQ1

ISO7241CQ

ISO7242CQDWRQ1

ISO7242CQ

(1)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

web site at www.ti.com.

(2)

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

INPUT

OUTPUT ENABLE

OUTPUT

(IN)

(EN)

(OUT)

H

H or Open

H

L

H or Open

L

PU

PU

X

L

Z

Open

H or Open

H

PD

PU

X

H or Open

H

PD

PU

X

L

Z

(1)

PU = Powered Up; PD = Powered Down ; X = Irrelevant; H = High Level; L = Low Level

Table 2. ISO7240CF Function Table

DATA INPUT

DISABLE INPUT

FAILSAFE CONTROL INPUT

DATA OUTPUT

(IN)

(DISABLE)

(CTRL)

(OUT)

PU

PU

H

L or Open

X

H

PU

PU

L

L or Open

X

L

X

PU

X

H

H or Open

H

X

PU

X

H

L

L

PD

PU

X

X

H or Open

H

PD

PU

X

X

L

L

2

Submit Documentation Feedback

Copyright

© 2010–2011, Texas Instruments Incorporated

Product Folder Link(s): ISO7240CF-Q1 ISO7241C-Q1