Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ST7MC2 Datasheet(PDF) 189 Page - STMicroelectronics

Part # ST7MC2
Description  8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI
PDF  308 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7MC2 Datasheet(HTML) 189 Page - STMicroelectronics

Back Button ST7MC2 Datasheet HTML 185Page - STMicroelectronics ST7MC2 Datasheet HTML 186Page - STMicroelectronics ST7MC2 Datasheet HTML 187Page - STMicroelectronics ST7MC2 Datasheet HTML 188Page - STMicroelectronics ST7MC2 Datasheet HTML 189Page - STMicroelectronics ST7MC2 Datasheet HTML 190Page - STMicroelectronics ST7MC2 Datasheet HTML 191Page - STMicroelectronics ST7MC2 Datasheet HTML 192Page - STMicroelectronics ST7MC2 Datasheet HTML 193Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 189 / 308 page
background image
ST7MC1/ST7MC2
189/308
MOTOR CONTROLLER (Cont’d)
10.6.9 Channel Manager
The channel manager consists of:
– A Phase State register with preload and polarity
function
– A multiplexer to direct the PWM to the low and/
or high channel group
– A tristate buffer asynchronously driven by an
emergency input
The block diagram is shown in Figure 108.
Figure 108. Channel Manager Block Diagram
CFF[2:0] bits
OO bits*
C
OE[5:0] bits
6
6
OS[2:0] bits*
Phasen Register*
SR bit
3
PWM generator
Sampling frequency
DAC bit
Channel [5:0]
Current comparator
output
V
I
PWM Generator
SQ
R
V0C1 bit
V
I
Filter
OP[5:0] bits
MOE bit
x6
x6
6
1
MPHST Register
MPOL Register
MCRB Register
MPAR Register
* = Preload register, changes taken into account at next C event.
MCRA Register
MCRA Register
MCRA Register
MCRA Register
MCFR Register
Reg
C
DS,H
Z
events:
Commutation
BEMF Zero-crossing
End Of Demagnetization
E
Emergency Stop
Notes:
Updated/Shifted on R
Ratio Updated (+1 or -1)
Multiplier Overflow
R+/-
O
Current Mode
Voltage Mode
I
V
Regn
Updated with Regn+1 on C
1
2
Branch taken after C event
Branch taken after D event
Channel [5:0]
Dead
Time
Dead
Time
Dead
Time
8
MDTG Register
2
6
High frequency chopper
HFE[1:0] bits
HFRQ[2:0] bits
MREF Register
5
CLI bit
CLIM bit
OCV bit
1
1
1
OFF time
Sensorless Sensor
Sampling
Clock
“1”
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com