TAS5001

SLES009A – SEPTEMBER 2001 – REVISED DECEMBER 2001

13

www.ti.com

TAS5001/TAS5100 system performance measured at the speaker terminals

See application note, literature number SLAA117.

DVDD1 = DVDD2 = DVDD3_L = DVDD3_R = AVDD1 = AVDD2 = 3.3 V

± 10%

serial audio ports slave mode

PARAMETER

MIN

TYP

MAX

UNIT

f(SCLK)

SCLK frequency

6.144

MHz

tsu(SDIN)

SDIN setup time before SCLK rising edge

20

ns

th(SDIN)

SDIN hold time from SCLK rising edge

10

ns

f(LRCLK)

LRCLK frequency

32

48

96

kHz

MCLK duty cycle

50%

SCLK duty cycle

50%

LRCLK duty cycle

50%

tsu(LRCLK)

LRCLK edge setup before SCLK rising edge

20

ns

serial audio ports master mode, load conditions = 50 pF

PARAMETER

MIN

TYP

MAX

UNIT

t(MSD)

MCLK to SCLK

0

5

ns

t(MLRD)

MLCK to LRCLK

0

5

ns

DSP serial interface mode

PARAMETER

MIN

TYP

MAX

UNIT

f(SCLK)

SCLK frequency

6.144

MHz

tW(FSHIGH)

Pulse duration, sync

1/(64

×Fs)

ns

tsu(SDIN),

tsu(LRCLK)

SDIN and LRCLK setup time before SCLK falling edge

20

ns

th(SDIN),

th(LRCLK)

SDIN and LRCLK hold time from SCLK falling edge

10

ns

SCLK duty cycle

50%