| Electronic Components Datasheet Search |
|
TAS2557 Datasheet(PDF) 36 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS2557 Datasheet(HTML) 36 Page - Texas Instruments |
|
36 / 110 page ![]() 6 Biquad EQ Battery Guard Brownout Vbatt Class-H Boost On/Off Boost Level DAC Vbatt 36 TAS2557 SLASEC2 – NOVEMBER 2016 www.ti.com Product Folder Links: TAS2557 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated 9.5.4 Software Reset The TAS2557 internal logic must be initialized to a known condition for proper device function by doing a software reset. Performing software reset after a hardware reset is mandatory for reliable device boot up. A software reset can be accomplished by asserting RESET bit in Table 21, which is self clearing. This will restore all registers to their default values. After software reset is performed, no register read/write should be performed within 100us while initialization sequence occurs. Table 21. Software Reset RESET[0] (RESET) Action 0 Don't reset (default) 1 Reset(Self clearing) 9.5.5 Device Processing Modes The TAS2557 DSP can be initialized into one of three modes. The advanced processing features in these modes, such as battery guard, thermal fold-back, brownout, and boost are configured using PurePath™ Console 3 Software TAS2557 Application Table 22. Device Power Mode BOOT_MODE[3:0] (DSP_MODE) Operating Mode 0000 Reserved 0001 Mode 1 - PCM input playback only (default) 0010 Mode 2 - PCM input playback + PCM IVsense output 0011 Mode 3 - Smart Amp Mode 9.5.5.1 Mode 1 - PCM input playback only ROM mode 1 provides the quickest initialization for the TAS2557 power up and is the lowest power mode. This mode can be used to play a known power up audio sequence before the rest of the audio system software is loaded. The mode provides fault protection, brownout protection, volume control, and Class-H controller. The EQ and Battery Guard can be enabled wth minimal additional configuration. The speaker protection algorithm is not running in this mode and the I/V sense ADCs are powered down to minimize power consumption. The PLL can be disabled for even lower power consumption if the MCLK supplied is at least 12.288MHz for any fs which is multiple or sub-multiple of 48kHz, or 11.2896 MHz for Fs of 44.1kHz. This mode should be used to characterize the electrical performance on the TAS2557 without any influence from the protection algorithm present in other modes. Figure 41. ROM Mode 1 Processing Block Diagram 9.5.5.2 Mode 2 - PCM input playback + PCM IVsense output ROM mode 2 is similar to ROM mode 1 except the I/V sense ADCs are powered up and the data is routed back on the L/R return channels of the ASI port. This mode can be used to return the I/V data to the host and perform alternate computations on the speaker I/V measurements. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |