 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TAS2557 Datasheet(PDF) 8 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS2557 Datasheet(HTML) 8 Page - Texas Instruments |
|
|
8 / 110 page  8 TAS2557 SLASEC2 – NOVEMBER 2016 www.ti.com Product Folder Links: TAS2557 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Electrical Characteristics (continued) VBAT = 3.6V, AVDD = DVDD = IOVDD = 1.8 V, RESET = IOVDD, Gain = 16.4 dB, ERC = 14ns, Boost Inductor = 2.2 µH, RL = 8 Ω + 33 µH, 1-kHz input frequency, 48- kHz sample rate for digital input, Class-H Boost Enabled, TA= 25°C, ILIM = 3 A (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT CURRENT SENSE Current Sense Full Scale Peak current which will give full scale digital output 8-Ω load 1.25 APEAK Peak current which will give full scale digital output 6-Ω load 1.48 Peak current which will give full scale digital output 4-Ω load 1.76 Current Sense Accuracy IOUT = 354 mARMS (1 W) 1 % VOLTAGE SENSE Voltage Sense Full Scale Peak voltage which will give full scale digital output 8.5 VPEAK Voltage Sense Accuracy VOUT = 2.83 Vrms (1 W) 1 % INTERFACE Voltage and Current Sense Data Rate TDM/I2S 48 kHz Voltage and Current Sense ADC OSR TDM/I2S 64 OSR FMCLK MCLK frequency 0.512 49.15 MHz POWER CONSUMPTION Power Consumption with Digital Input and Speaker Protection Disabled (ROM MODE 1) From VBAT, PLL off, no signal 3 mA From AVDD, PLL off, no signal 1.7 mA From DVDD, PLL off, no signal 3.9 mA Power Consumption with Digital Input and Speaker Protection Enabled From VBAT, PLL on, no signal 3 mA From AVDD, PLL on, no signal 3.4 mA From DVDD, PLL on, no signal 20 mA Power Consumption in Hardware Shutdown From VBAT, /RESET = 0 0.1 µA From AVDD, /RESET = 0 0.2 µA From DVDD, /RESET = 0 1 µA Power Consumption in Software Shutdown See Low Power Sleep From VBAT 0.1 µA From AVDD 0.1 µA From DVDD 9.7 µA DIGITAL INPUT / OUTPUT VIH High-level digital input voltage All digital pins except SDA and SCL, IOVDD = 1.8-V operation 0.65 × IOVDD V VIL Low-level digital input voltage 0.35 × IOVDD V VIH High-level digital input voltage All digital pins except SDA and SCL, IOVDD = 3.3-V operation 2 V VIL Low-level digital input voltage 0.45 V VOH High-level digital output voltage All digital pins except SDA and SCL, IOVDD = 1.8-V operation For IOL = 2 mA and IOH = –2 mA IOVDD – 0.45 V VOL Low-level digital output voltage 0.45 V VOH High-level digital output voltage All digital pins except SDA and SCL, IOVDD = 3.3-V operation For IOL = 2 mA and IOH = –2 mA 2.4 V VOL Low-level digital output voltage 0.4 V IIH High-level digital input leakage current Input = IOVDD –5 0.1 5 µA IIL Low-level digital input leakage current Input = Ground –5 0.1 5 µA MISCELLANEOUS TTRIP Thermal Trip Point 140 °C |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
