Electronic Components Datasheet Search
  English  ▼

X  

ADC08D1000EVAL Datasheet(PDF) 5 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # ADC08D1000EVAL
Description  High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

ADC08D1000EVAL Datasheet(HTML) 5 Page - National Semiconductor (TI)

  ADC08D1000EVAL Datasheet HTML 1Page - National Semiconductor (TI) ADC08D1000EVAL Datasheet HTML 2Page - National Semiconductor (TI) ADC08D1000EVAL Datasheet HTML 3Page - National Semiconductor (TI) ADC08D1000EVAL Datasheet HTML 4Page - National Semiconductor (TI) ADC08D1000EVAL Datasheet HTML 5Page - National Semiconductor (TI) ADC08D1000EVAL Datasheet HTML 6Page - National Semiconductor (TI) ADC08D1000EVAL Datasheet HTML 7Page - National Semiconductor (TI) ADC08D1000EVAL Datasheet HTML 8Page - National Semiconductor (TI) ADC08D1000EVAL Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 31 page
background image
Pin Descriptions and Equivalent Circuits (Continued)
Pin Functions
Pin No.
Symbol
Equivalent Circuit
Description
83/78
84/77
85/76
86/75
89/72
90/71
91/70
92/69
93/68
94/67
95/66
96/65
100/61
101/60
102/59
103/58
DI7− / DQ7−
DI7+ / DQ7+
DI6− / DQ6−
DI6+ / DQ6+
DI5− / DQ5−
DI5+ / DQ5+
DI4− / DQ4−
DI4+ / DQ4+
DI3− / DQ3−
DI3+ / DQ3+
DI2− / DQ2−
DI2+ / DQ2+
DI1− / DQ1−
DI1+ / DQ1+
DI0− / DQ0−
DI0+ / DQ0+
I and Q channel LVDS Data Outputs that are not delayed in
the output demultiplexer. Compared with the DId and DQd
outputs, these outputs represent the later time samples.
These outputs should always be terminated with a 100
Ω
differential resistor.
104/57
105/56
106/55
107/54
111/50
112/49
113/48
114/47
115/46
116/45
117/44
118/43
122/39
123/38
124/37
125/36
DId7− / DQd7−
DId7+ / DQd7+
DId6− / DQd6−
DId6+ / DQd6+
DId5− / DQd5−
DId5+ / DQd5+
DId4− / DQd4−
DId4+ / DQd4+
DId3− / DQd3−
DId3+ / DQd3+
DId2− / DQd2−
DId2+ / DQd2+
DId1− / DQd1−
DId1+ / DQd1+
DId0− / DQd0−
DId0+ / DQd0+
I and Q channel LVDS Data Outputs that are delayed by one
CLK cycle in the output demultiplexer. Compared with the
DI/DQ outputs, these outputs represent the earlier time
sample. These outputs should always be terminated with a
100
Ω differential resistor.
79
80
OR+
OR-
Out Of Range output. A differential high at these pins
indicates that the differential input is out of range (outside the
range ±300 mV or ±400 mV as defined by the FSR pin).
82
81
DCLK+
DCLK-
Differential Clock outputs used to latch the output data.
Delayed and non-delayed data outputs are supplied
synchronous to this signal. This signal is at 1/2 the input clock
rate in SDR mode and at 1/4 the input clock rate in the DDR
mode.
2, 5, 8,
13, 16,
17, 20,
25, 28,
33, 128
V
A
Analog power supply pins. Bypass these pins to ground.
www.national.com
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com