Electronic Components Datasheet Search
  English  ▼

X  

LM4543 Datasheet(PDF) 15 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # LM4543
Description  AC ??7 Codec with National 3D Sound
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM4543 Datasheet(HTML) 15 Page - National Semiconductor (TI)

Back Button LM4543 Datasheet HTML 8Page - National Semiconductor (TI) LM4543 Datasheet HTML 9Page - National Semiconductor (TI) LM4543 Datasheet HTML 10Page - National Semiconductor (TI) LM4543 Datasheet HTML 11Page - National Semiconductor (TI) LM4543 Datasheet HTML 12Page - National Semiconductor (TI) LM4543 Datasheet HTML 13Page - National Semiconductor (TI) LM4543 Datasheet HTML 14Page - National Semiconductor (TI) LM4543 Datasheet HTML 15Page - National Semiconductor (TI) LM4543 Datasheet HTML 16Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 15 / 16 page
background image
Application Information (Continued)
Mixer Input Volume Registers (Index 0Ch - 18h)
These registers control the input volume controls including
mute. Each volume control is 5 bit which provides from a
range of +12dB gain to 34.5dB attenuation. For stereo ports,
the left and right levels can be independently set. Muting a
given port is accomplished by setting the MSB to 1. Setting
the MSB to 1 for stereo ports mutes both the left and right
channel. Register 0Eh has an additional 20dB boost for a mi-
crophone level input. This is enabled by setting bit 6 of reg-
ister 0Eh to 1.
Mute
Gx4:Gx0
Function
0
00000
+12dB gain
0
01000
0dB gain
0
01111
34.5dB attenuation
1
XXXXX
mute
Default: 8008h (mono regs.), 8808h (stereo regs.)
Record Select Register (1Ah)
This register independently controls the source for the right
and left channel which will be recorded by the stereo ADC.
The default value is 0000h which corresponds to Mic in.
SL2:SL0
Left Record Source
0
Mic
1
CDIn(L)
2
Video In (L)
3
Aux In (L)
4
Line In (L)
5
Stereo Mix (L)
6
Mono Mix (L)
7
Phone
SR2:SR0
Right Record Source
0
Mic
1
CDIn(R)
2
Video In (R)
3
Aux In (R)
4
Line In (R)
5
Stereo Mix (R)
6
Mono Mix (R)
7
Phone
Record (Input) Gain Register (1Ch)
This registers controls the Record (Input) Gain level for the
stereo input selected via the Record Select Control Register
(1Ah). The gain can be programmed from 0dB to +22.5dB in
1.5dB steps. The level for the left and right channel can be
individually controlled. The input can also be muted by set-
ting the MSB to 1.
Mute
Gx3:Gx0
Function
0
1111
22.5dB gain
0
0000
0dB gain
1
XXXX
mute
Default: 8000h
General Purpose Register (20h)
This register controls many miscellaneous functions imple-
mented on the LM4543. The miscellaneous functions include
POP which allows the PCM to bypass the National 3D
Sound circuitry, 3D which enables or disables the National
3D Sound circuitry, MIX which selects the MONO_OUT
source, MS which selects the microphone mux source and
LPBK which connects the output of the stereo ADC to input
of the stereo DAC. LPBK provides for a digital loopthru path
when enabled.
BIT
Function
POP
PCM out path and mute,0=pre 3D,1=
post 3D
3D
National 3D Sound on / off1=on
MIX
Mono output select0=Mix,1=Mic
MS
Mic select 0 = Mic1 1 = Mic2
LPBK
ADC/DAC loopback
Powerdown Control / Status Register (26h)
This read/write register is used to monitor subsystem readi-
ness and program LM4543 powerdown states. The lower
half of this register is read only with a
″1″ indicated the sub-
section is ready. Writing to the lower 8 bits will have no effect.
When the AC Link
″Codec Ready″ indicator bit (SDATA_IN
slot 0, bit 15) isa1it indicates that the AC Link and AC ’97
registers are in a fully operational state. The AC ’97 Control-
ler must further probe the Powerdown Control / Status Reg-
ister to determine exactly which subsections are ready.
BIT
Function
REF
Vref’s up to nominal level
ANL
Analog mixers ready
DAC
DAC section ready to accept data
ADC
ADC section ready to transmit data
The supported powerdown modes are as follows.
BIT
Function
PRO
PCM in ADC’s and Input Mux powerdown
PR1
PCM out DAC’s powerdown
PR2
Analog Mixer powerdown (VREF still on)
PR3
Analog Mixer powerdown (VREF off)
PR4
Digital Interface (AC Link) powerdown
(external clk off)
PR5
Internal Clk disable
PR6
not used
Reserved Registers (28h - 7Ah)
Do not write to these registers as they are reserved.
www.national.com
15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com