Electronic Components Datasheet Search
  English  ▼

X  

DS4000 Datasheet(PDF) 4 Page - Dallas Semiconductor

Part # DS4000
Description  Digitally Controlled TCXO
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS4000 Datasheet(HTML) 4 Page - Dallas Semiconductor

  DS4000 Datasheet HTML 1Page - Dallas Semiconductor DS4000 Datasheet HTML 2Page - Dallas Semiconductor DS4000 Datasheet HTML 3Page - Dallas Semiconductor DS4000 Datasheet HTML 4Page - Dallas Semiconductor DS4000 Datasheet HTML 5Page - Dallas Semiconductor DS4000 Datasheet HTML 6Page - Dallas Semiconductor DS4000 Datasheet HTML 7Page - Dallas Semiconductor DS4000 Datasheet HTML 8Page - Dallas Semiconductor DS4000 Datasheet HTML 9Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
DS4000 Digitally Controlled TCXO
4 of 16
AC ELECTRICAL CHARACTERISTICS—2-WIRE SERIAL INTERFACE
(VCC = 4.75 to 5.25V, TA = -40
°C to +85°C)
PARAMETER
SYMBOL
CONDITION
MIN
TYP
MAX
UNITS
Fast mode
0
400
SCL Clock Frequency
fSCL
Standard mode
0
100
kHz
Fast mode
1.3
Bus Free Time Between
a STOP and START
Condition
tBUF
Standard mode
4.7
ms
Fast mode (Note 7)
0.6
Hold Time (Repeated)
START Condition
tHD:STA
Standard mode (Note 7)
4.0
ms
Fast mode
1.3
Low Period of SCL
Clock
tLOW
Standard mode
4.7
ms
Fast mode
0.6
High Period of SCL
Clock
tHIGH
Standard mode
4.0
ms
Fast mode
0.6
Setup Time for a
Repeated START
Condition
tSU:STA
Standard mode
4.7
ms
Fast mode (Note 8)
0
0.9
Data Hold Time
tHD:DAT
Standard mode (Note 8)
0
0.9
ms
Fast mode (Note 9)
100
Data Setup Time
tSU:DAT
Standard mode (Note 9)
250
ns
Fast mode (Note 9)
20 + 0.1CB
300
Rise Time of Both SDA
and SCL
tR
Standard mode (Note 9)
20 + 0.1CB
1000
ns
Fast mode (Note 10)
20 + 0.1CB
300
Fall Time of Both SDA
and SCL
tF
Standard mode (Note 10)
20 + 0.1CB
1000
ns
Fast mode
0.6
Setup Time for STOP
Condition
tSU:STO
Standard mode
4.0
ms
Capacitive Load for
Each Bus Line
CB
(Note 10)
400
pF
Input Capacitance
CI
5
pF
Note 7: After this period, the first clock pulse is generated.
Note 8: The maximum tHD:DAT has only to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.
Note 9: A fast-mode device can be used in a standard mode system, but the requirement tSU:DAT >250ns must then be met. This is automatically
the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL
signal, it must output the next data bit to the SDA line tRMAX + tSU:DAT (1000 + 250 = 1250ns) before the SCL line is released.
Note 10: CB: Total capacitance of one bus line in pF.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com