| Electronic Components Datasheet Search |
|
ICS954101 Datasheet(PDF) 12 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS954101 Datasheet(HTML) 12 Page - Integrated Circuit Systems |
|
12 / 16 page ![]() 12 Integrated Circuit Systems, Inc. ICS954101 0815D—06/21/04 I 2C Table: Read-Back Register Pin # Name Control Function Type0 1 PWD Bit 7 CPUCLK2/RCCLK7 Enable Output Enable RW DISABLE ENABLE 1 Bit 6 SRCCLK6 Enable Output Enable RW DISABLE ENABLE 1 Bit 5 SRCCLK5 Enable Output Enable RW DISABLE ENABLE 1 Bit 4 SRCCLK4 Enable Output Enable RW DISABLE ENABLE 1 Bit 3 SRCCLK3 Enable Output Enable RW DISABLE ENABLE 1 Bit 2 SRCCLK2 Enable Output Enable RW DISABLE ENABLE 1 Bit 1 SRCCLK1 Enable Output Enable RW DISABLE ENABLE 1 Bit 0 I 2C Table: Spreading and Device Behavior Control Register Pin # Name Control Function Type0 1 PWD Bit 7 PCI_F0 Enable Output Enable RW Disable Enable 1 Bit 6 DOT_96MHz Output Enable RW Disable Enable 1 Bit 5 USB_48MHz Enable Output Enable RW Disable Enable 1 Bit 4 REFOUT Enable Output Enable RW Disable Enable 1 Bit 3 1 Bit 2 CPUT1/CPUC1 Output Enable RW Disable Enable 1 Bit 1 CPUT0/CPUC0 Output Enable RW Disable Enable 1 Bit 0 Spread Spectrum Mode Spread Off RW SPREAD OFF SPREAD ON 0 I 2C Table: Output Control Register Pin # Name Control Function Type0 1 PWD Bit 7 PCICLK5 Output Enable RW Disable Enable 1 Bit 6 PCICLK4 Output Enable RW Disable Enable 1 Bit 5 PCICLK3 Output Enable RW Disable Enable 1 Bit 4 PCICLK2 Output Enable RW Disable Enable 1 Bit 3 PCICLK1 Output Enable RW Disable Enable 1 Bit 2 PCICLK0 Output Enable RW Disable Enable 1 Bit 1 PCI_F2 Enable Output Enable RW Disable Enable 1 Bit 0 PCI_F1 Enable Output Enable RW Disable Enable 1 I 2C Table: Output Control Register Pin # Name Control Function Type0 1 PWD Bit 7 CPU_ITP/SRCCLK7 RW Free-Running Stoppable 0 Bit 6 SRCCLK6 RW Free-Running Stoppable 0 Bit 5 SRCCLK5 RW Free-Running Stoppable 0 Bit 4 SRCCLK4 RW Free-Running Stoppable 0 Bit 3 SRCCLK3 RW Free-Running Stoppable 0 Bit 2 SRCCLK2 RW Free-Running Stoppable 0 Bit 1 SRCCLK1 RW Free-Running Stoppable 0 Bit 0 0 Free-Running Control default: not affected by PCI/SRC_STOP (Byte 6, bit 3) RESERVED RESERVED - Byte 1 54 14,15 RESERVED 35,35 12 52 Byte 3 43,44 - 40,41 Byte 2 5 10 24,25 22,23 19,20 - 26,27 24,25 22,23 19,20 Byte 0 35,36 32,33 30,31 4 3 56 55 30,31 26,27 32,33 9 54 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |