| Electronic Components Datasheet Search |
|
ICS954101 Datasheet(PDF) 14 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS954101 Datasheet(HTML) 14 Page - Integrated Circuit Systems |
|
14 / 16 page ![]() 14 Integrated Circuit Systems, Inc. ICS954101 0815D—06/21/04 Test Clarification Table Comments FS_C/TEST_ SEL HW PIN FS_B/TEST_ MODE HW PIN TEST ENTRY BIT B6b6 REF/N or HI-Z B6b7 OUTPUT 0X0X NORMAL 10 X 0 HI-Z 10 X 1 REF/N 11 X 0 REF/N 11 X 1 REF/N 0X1 0 HI-Z 0X1 1 REF/N B6b6: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION) B6b7: 1= REF/N, Default = 0 (HI-Z) HW SW · FS_C/TEST_SEL is a 3-level latched input. o Power-up w/ V >= 2.0V to select TEST o Power-up w/ V < 2.0V to have pin function as FS_C. · When pin is FS_C, VIH_FS and VIL_FS levels apply. · FS_B/TEST_MODE is a low-threshold input o VIH_FS and VIL_FS levels apply. o TEST_MODE is a real time input · TEST_SEL can be invoked after power up through SMBus B6b6. o If TEST is selected by B6b6, only B6b7 controls TEST_MODE. The FS_B/TEST_Mode pin is not used. · Power must be cycled to exit TEST. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |