Electronic Components Datasheet Search
  English  ▼

X  

IDTP9122 Datasheet(PDF) 13 Page - Integrated Device Technology

Part # IDTP9122
Description  Dual Channel Synchronous Step- Down Switcher with Integrated FET
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDTP9122 Datasheet(HTML) 13 Page - Integrated Device Technology

Back Button IDTP9122 Datasheet HTML 8Page - Integrated Device Technology IDTP9122 Datasheet HTML 9Page - Integrated Device Technology IDTP9122 Datasheet HTML 10Page - Integrated Device Technology IDTP9122 Datasheet HTML 11Page - Integrated Device Technology IDTP9122 Datasheet HTML 12Page - Integrated Device Technology IDTP9122 Datasheet HTML 13Page - Integrated Device Technology IDTP9122 Datasheet HTML 14Page - Integrated Device Technology IDTP9122 Datasheet HTML 15Page - Integrated Device Technology IDTP9122 Datasheet HTML 16Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
IDTP9122
Advanced Datasheet
March 12, 2014
13
© 2014 Integrated Device Technology, Inc.
T2[28]
GPO16 Open-Drain Output Select:
0 : Push-pull output
1 : Open-drain output
T2[29]
GPO16 Output Voltage Select: For push-pull output driver.
0 : VOUT2 (FB2)
1 : VOUT1 (FB1)
T2[30]
GPIO17 Internal Pull-up Enable:
0 : Disable (1
A pull-down to VGND when pin configured as input)
1 : Enable (50kΩ pull-up to supply voltage selected by gpio17_vio)
T2[31]
GPIO17 Open-Drain Output Select:
Relevant only when pin configured as output.
0 : Push-pull output
1 : Open-drain output
T2[32]
GPIO17 I/O Voltage Select: For both input buffer and push-pull output driver.
0 : VOUT2 (FB2)
1 : VOUT1 (FB1)
T2[33]
VREF Output Disable:
0 : VREF = 0.5 x VOUT1(FB1)
1 : VREF output disabled
OTP Register Mapping (Bank T3)
Trim
Bits
Parametric Trim
T3[1:0]
Device I/O Configuration and Control:
00 : Individual regulator enable via pins
01 : reserved
10 : Master enable control with programmable sequencing
11 : Master enable control with programmable sequencing
+ SLEEP mode support
T3[2]
TSD & UVLO Fault Disable:
Used for device characterization and burn-in only.
0 : Fault event shuts down all Buck regulators (programmed sequence)
1 : Fault ignored
T3[5:3]
Buck Power-
On Sequence Selection: Relevant only when mode[1:0]≠’00’
000 : wait
 Buck2  Buck1
001 : Buck2
 Buck1  wait
010 : Buck2
 wait  Buck1
011 : Buck1
 Buck2  wait
100 : wait
 Buck1  Buck2
101 : Buck1
 wait  Buck2
110 : Buck2
 Buck1
111 : Buck1 & Buck2
 wait
T3[6]
Buck1 SLEEP Mode Support: Relevant only when mode[1:0]=‘11’
0 : Buck1 not affected by SLEEP mode
1 : Buck1 supports SLEEP mode control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com