Electronic Components Datasheet Search
  English  ▼

X  

LM81 Datasheet(PDF) 25 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # LM81
Description  Serial Interface ACPI-Compatible Microprocessor System
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM81 Datasheet(HTML) 25 Page - National Semiconductor (TI)

Back Button LM81 Datasheet HTML 21Page - National Semiconductor (TI) LM81 Datasheet HTML 22Page - National Semiconductor (TI) LM81 Datasheet HTML 23Page - National Semiconductor (TI) LM81 Datasheet HTML 24Page - National Semiconductor (TI) LM81 Datasheet HTML 25Page - National Semiconductor (TI) LM81 Datasheet HTML 26Page - National Semiconductor (TI) LM81 Datasheet HTML 27Page - National Semiconductor (TI) LM81 Datasheet HTML 28Page - National Semiconductor (TI) LM81 Datasheet HTML 29Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 32 page
background image
Functional Description (Continued)
13.3 Configuration Register — Address 40h
Power on default – <7:0> = 00001000 binary
Bit
Name
Read/
Write
Description
0
Start
Read/Write
A one enables startup of monitoring operations, a zero puts the part in standby mode.
Note: The outputs of Interrupt pins will not be cleared if the user writes a zero to this
location after an interrupt has occurred unlike “INT_Clear” bit.
At start up, limit checking functions and scanning begin. Note, all limits should be set
in the Value RAM before setting this bit HIGH.
1
INT Enable
Read/Write
A one enables the INT Interrupt output.
2
Reserved
Read/Write
3
INT_Clear
Read/Write
A one disables the INT output without affecting the contents of Interrupt Status
Registers. The device will stop monitoring. It will resume upon clearing of this bit.
4
RESET
Read/Write
A one outputs at least a 20 ms active low reset signal at RESET. This bit is cleared
once the pulse has gone inactive.
5
Reserved
Read/Write
6
CI_Clear
Read/Write
A one outputs a minimum 20 ms active low pulse on the CI pin. The register bit self
clears after the pulse has been output. This bit is mirrored in the CI Clear Register bit
7.
7
INITIALIZATION
Read/Write
A one restores power on default value to the Configuration Register, Interrupt Status
Registers, Interrupt Mask Registers, CI Clear Register, VID/Fan Divisor Register,
VID4, Temperature Configuration Register, and the Extended Mode Registers. This bit
clears itself since the power on default is zero.
www.national.com
25



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com