Electronic Components Datasheet Search
  English  ▼

X  

AD7485 Datasheet(PDF) 3 Page - AMIC Technology

Part # AD7485
Description  1 MSPS, Serial 14-Bit SAR ADC
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMICC [AMIC Technology]
Direct Link  http://www.amictechnology.com
Logo AMICC - AMIC Technology

AD7485 Datasheet(HTML) 3 Page - AMIC Technology

  AD7485 Datasheet HTML 1Page - AMIC Technology AD7485 Datasheet HTML 2Page - AMIC Technology AD7485 Datasheet HTML 3Page - AMIC Technology AD7485 Datasheet HTML 4Page - AMIC Technology AD7485 Datasheet HTML 5Page - AMIC Technology AD7485 Datasheet HTML 6Page - AMIC Technology AD7485 Datasheet HTML 7Page - AMIC Technology AD7485 Datasheet HTML 8Page - AMIC Technology AD7485 Datasheet HTML 9Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
REV. 0
AD7485
–3–
Parameter
Specification
Unit
Test Conditions/Comments
POWER REQUIREMENTS
VDD
5V
±5%
VDRIVE
2.7
V min
5.25
V max
IDD
Normal Mode (Static)
12
mA max
Normal Mode (Operational)
16
mA max
NAP Mode
0.6
mA max
STANDBY Mode
8
2
µA max
0.5
µA typ
Power Dissipation
Normal Mode (Operational)
80
mW max
NAP Mode
3
mW max
STANDBY Mode
8
10
µW max
NOTES
1Temperature ranges as follows: –40
°C to +85°C.
2SINAD figures quoted include external analog input circuit noise contribution of approximately 1 dB.
3See Typical Performance Characteristics section for analog input circuits used.
4See Terminology.
5Sample tested @ 25
°C to ensure compliance.
6Current drawn from external reference during conversion.
7I
LOAD = 200
µA.
8Digital input levels at GND or V
DRIVE.
Specifications subject to change without notice.
Parameter
Symbol
Min
Typ
Max
Unit
Master Clock Frequency
fMCLK
0.01
25
MHz
MCLK Period
t1
40
100000
ns
Conversion Time
t2
t1
24
ns
CONVST Low Period (Mode 1)2
t3
t1
22
ns
CONVST High Period (Mode 1)2
t4
10
ns
MCLK High Period
t5
0.4
t1
0.6
t1
ns
MCLK Low Period
t6
0.4
t1
0.6
t1
ns
CONVST Falling Edge to MCLK Rising Edge
t7
7ns
MCLK Rising Edge to MSB Valid
t8
15
ns
Data Valid before SCO Falling Edge
t9
10
ns
Data Valid after SCO Falling Edge
t10
20
ns
CONVST Rising Edge to SDO Three-State
t11
6ns
CONVST Low Period (Mode 2)2
t12
10
t1
2ns
CONVST High Period (Mode 2)3
t13
10
ns
CONVST Falling Edge to TFS Falling Edge
t14
10
ns
TFS Falling Edge to MSB Valid
t15
30
ns
TFS Rising Edge to SDO Three-State
t16
8ns
TFS Low Period4
t17
t1
22
ns
TFS High Period4
t18
10
ns
MCLK Fall Time
t19
525
ns
MCLK Rise Time
t20
525
ns
MCLK – SCO Delay
t21
625
ns
NOTES
1All timing specifications given above are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used.
2
CONVST idling high. See Serial Interface section for further details.
3
CONVST idling low. See Serial Interface section for further details.
4
TFS can also be tied low in this mode.
Specifications subject to change without notice.
TIMING CHARACTERISTICS
1 (VDD = 5 V
5%, AGND = DGND = 0 V, VREF = External; all specifications TMIN to TMAX and
valid for VDRIVE = 2.7 V to 5.25 V, unless otherwise noted.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com