Electronic Components Datasheet Search
  English  ▼

X  

PC97338 Datasheet(PDF) 205 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC97338
Description  ACPI 1.0 and PC98/99 Compliant SuperI/O
PDF  221 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC97338 Datasheet(HTML) 205 Page - National Semiconductor (TI)

Back Button PC97338 Datasheet HTML 201Page - National Semiconductor (TI) PC97338 Datasheet HTML 202Page - National Semiconductor (TI) PC97338 Datasheet HTML 203Page - National Semiconductor (TI) PC97338 Datasheet HTML 204Page - National Semiconductor (TI) PC97338 Datasheet HTML 205Page - National Semiconductor (TI) PC97338 Datasheet HTML 206Page - National Semiconductor (TI) PC97338 Datasheet HTML 207Page - National Semiconductor (TI) PC97338 Datasheet HTML 208Page - National Semiconductor (TI) PC97338 Datasheet HTML 209Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 205 / 221 page
background image
205
www.national.com
FDRT
—
FIR Data Rate
Tolerance.
Percent of Nominal
Data Rate.
Transmitter
+/- 0.01%
Receiver
+/- 0.01%
tFJT
—
FIR Leading Edge
Jitter.
Percent of Nominal
Chip Duration.
Transmitter
+/- 4.0%
Receiver
+/- 25.0%
tFPW
Figure 96
FIR Single Pulse
Width
(Note 6)
Transmitter
115
135
ns
Receiver,
Leading Edge Jitter = 0
ns
80
175
ns
Receiver,
Leading Edge Jitter = +/-
25 ns
90
150
ns
tDPW
Figure 96
FIR Double Pulse
Width
(Note 6)
Transmitter
115
135
ns
Receiver,
Leading Edge Jitter = 0
ns
205
300
ns
Receiver,
Leading Edge Jitter = +/-
25 ns
215
310
ns
tWOD
Figure 97
RTS, DTR and IRSLn Output Delay From
Write Inactive
40
ns
tMDO
Figure 98
Delay from WR (WR MCR) to output.
40
ns
tHL
Figure 98
RI2, 1 High-to-Low Transition
10
ns
tRIM
Figure 98
Delay to Reset IRQ From RD (MSR)
78
ns
tSIM
Figure 98
Delay to Reset IRQ From Modem Input
40
ns
FLOPPY DISK CONTROLLER TIMING
tHDS
Figure 99
HDSEL Signal Setup
100
µs
tHDH
Figure 99
HDSEL Signal Hold
750
µs
tWDW
Figure 99
1 Mbps
250
ns
500 kbps
250
ns
300 kbps
375
ns
250 kbps
500
ns
tDRV
Figure 101
DR3-0, MTR3-0 Signals Delay from WR
Inactive
110
ns
tDST
Figure 101
DIR Signal Setup to STEP Active
6
µs
tIW
Figure 101
Index Pulse Width
100
ns
tSTR
Figure 101
STEP Signal Rate Time (See Table 3-2)
1
ms
tSTP
Figure 101
STEP Signal Pulse Width
8
µs
tSTD
Figure 101
DIR Signal Hold From STEP Inactive
tSTR
ms
tRDW
Figure 100
Read Data Signal Pulse Width
50
ns
PARALLEL PORT TIMING ( COMPATIBLE AND EXTENDED MODES)
tPIB
Figure 103
Parallel Port Interrupt Active
33
ns
tPIE
Figure 103
Parallel Port Interrupt Inactive
33
ns
tBLSL
Figure 104
BUSY Signal Low to STB Low
0
ns
Symbol
Figure
Parameter
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com