| Electronic Components Datasheet Search |
|
ST7DALIF2 Datasheet(PDF) 107 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7DALIF2 Datasheet(HTML) 107 Page - STMicroelectronics |
|
107 / 171 page ![]() ST7DALIF2 Serial peripheral interface (SPI) 107/171 Figure 50. Clearing the WCOL bit (write collision flag) software sequence Note: Writing to the SPIDR register instead of reading it does not reset the WCOL bit. 17.4.6 Single master and multimaster configurations There are two types of SPI systems: ● Single Master System ● Multimaster System Single master system A typical single master system may be configured, using a device as the master and four device s as slaves (see Figure 51). The master device selects the individual slave devices by using four pins of a parallel port to control the four SS pins of the slave devices. The SS pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices. Note: To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission. For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register. Other transmission security methods can use ports for handshake lines or data bytes with command fields. Multimaster system A multimaster system may also be configured by the user. Transfer of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system. The multimaster system is principally handled by the MSTR bit in the SPICR register and the MODF bit in the SPICSR register. Clearing sequence after SPIF = 1 (end of a data byte transfer) 1st Step Read SPICSR Read SPIDR 2nd Step SPIF =0 WCOL=0 Clearing sequence before SPIF = 1 (during a data byte transfer) 1st Step 2nd Step WCOL=0 Read SPICSR Read SPIDR RESULT RESULT |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |