Electronic Components Datasheet Search
  English  ▼

X  

ST7DALIF2 Datasheet(PDF) 108 Page - STMicroelectronics

Part # ST7DALIF2
Description  Configurable watchdog timer
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7DALIF2 Datasheet(HTML) 108 Page - STMicroelectronics

Back Button ST7DALIF2 Datasheet HTML 104Page - STMicroelectronics ST7DALIF2 Datasheet HTML 105Page - STMicroelectronics ST7DALIF2 Datasheet HTML 106Page - STMicroelectronics ST7DALIF2 Datasheet HTML 107Page - STMicroelectronics ST7DALIF2 Datasheet HTML 108Page - STMicroelectronics ST7DALIF2 Datasheet HTML 109Page - STMicroelectronics ST7DALIF2 Datasheet HTML 110Page - STMicroelectronics ST7DALIF2 Datasheet HTML 111Page - STMicroelectronics ST7DALIF2 Datasheet HTML 112Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 171 page
background image
Serial peripheral interface (SPI)
ST7DALIF2
108/171
Figure 51.
Single master / multiple slave configuration
17.5
Low power modes
17.5.1
Using the SPI to wake-up the device from Halt mode
In slave configuration, the SPI is able to wake-up the Device from Halt mode through a SPIF
interrupt. The data received is subsequently read from the SPIDR register when the
software is running (interrupt vector fetch). If multiple data transfers have been performed
before software clears the SPIF bit, then the OVR bit is set by hardware.
Note:
When waking up from Halt mode, if the SPI remains in Slave mode, it is recommended to
perform an extra communications cycle to bring the SPI from Halt mode state to normal
state. If the SPI exits from Slave mode, it returns to normal state immediately.
Caution:
The SPI can wake-up the Device from Halt mode only if the Slave Select signal (external SS
pin or the SSI bit in the SPICSR register) is low when the Device enters Halt mode. So if Slave
selection is configured as external (see Section 17.4.1), make sure the master drives a low
level on the SS pin when the slave enters Halt mode.
MISO
MOSI
MOSI
MOSI
MOSI
MOSI
MISO
MISO
MISO
MISO
SS
SS
SS
SS
SS
SCK
SCK
SCK
SCK
SCK
5V
Slave
Device
Slave
Device
Slave
Device
Slave
Device
Master
Device
Table 46.
Effect of low power modes on SPI
Mode
Description
Wait
No effect on SPI.
SPI interrupt events cause the Device to exit from Wait mode.
Halt
SPI registers are frozen.
In Halt mode, the SPI is inactive. SPI operation resumes when the Device is
woken up by an interrupt with “exit from Halt mode” capability. The data received
is subsequently read from the SPIDR register when the software is running
(interrupt vector fetching). If several data are received before the wake-up event,
then an overrun error is generated. This error can be detected after the fetch of
the interrupt routine that woke up the Device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com