ST7DALIF2 datasheet(120/171 Pages) STMICROELECTRONICS

120 / 171 page

Instruction set

ST7DALIF2

120/171

19.1.1

Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required

information for the CPU to process the operation.

19.1.2

Immediate

Immediate instructions have two bytes: The first byte contains the opcode and the second

byte contains the operand value.

Relative

Direct

jrne loop

PC+/-127

+ 1

Relative

Indirect

jrne [$10]

PC+/-127

00..FF

byte

+ 2

Bit

Direct

bset $10,#7

00..FF

+ 1

Bit

Indirect

bset [$10],#7

00..FF

byte

+ 2

Bit

Direct

Relative

btjt $10,#7,skip

00..FF

+ 2

Bit

Indirect

Relative

btjt [$10],#7,skip

00..FF

byte

+ 3

Table 55.

CPU addressing mode overview (continued)

Table 56.

Inherent instructions

Instruction

Function

NOP

No Operation

TRAP

S/W Interrupt

WFI

Wait for Interrupt (low power mode)

HALT

Halt oscillator (lowest power mode)

RET

Sub-routine Return

IRET

Interrupt sub-routine Return

SIM

Set Interrupt Mask (level 3)

RIM

Reset Interrupt Mask (level 0)

SCF

Set Carry Flag

RCF

Reset Carry Flag

RSP

Reset Stack Pointer

Load

CLR

Clear

PUSH/POP

Push/Pop to/from the stack

INC/DEC

Increment/Decrement

TNZ

Test Negative or Zero

CPL, NEG

1 or 2 Complement

MUL

Byte Multiplication

SLL, SRL, SRA, RLC, RRC

Shift and Rotate operations

SWAP

Swap nibbles

ST7DALIF2 Datasheet(PDF) 120 Page - STMicroelectronics

ST7DALIF2 Datasheet(HTML) 120 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL