| Electronic Components Datasheet Search |
|
ST7DALIF2 Datasheet(PDF) 136 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7DALIF2 Datasheet(HTML) 136 Page - STMicroelectronics |
|
136 / 171 page ![]() Electrical characteristics ST7DALIF2 136/171 20.4.1 Supply current TA = -40 to +85° C unless otherwise specified, VDD=5.5 V Table 72. Supply current characteristics Symbol Parameter Conditions Typ Max Unit IDD Supply current in RUN mode External Clock, fCPU=1 MHz (1) 1. CPU running with memory access, all I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled. 1 mA Internal RC, fCPU=1 MHz 2.2 fCPU=8 MHz (1) 7.5 12 Supply current in Wait mode External Clock, fCPU=1 MHz (2) 2. All I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled. 0.8 Internal RC, fCPU=1 MHz 1.8 fCPU=8 MHz (2) 3.7 6 Supply current in Slow mode fCPU=250 kHz (3) 3. Slow mode selected with fCPU based on fOSC2 divided by 32. All I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled. 1.6 2.5 Supply current in Slow Wait mode fCPU=250 kHz (4) 4. Slow-Wait mode selected with fCPU based on fOSC2 divided by 32. All I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled. 1.6 2.5 Supply current in Halt mode (5) 5. All I/O pins in output mode with a static value at VSS (no load), LVD disabled. Data based on characterization results, tested in production at VDD max and fCPU max. -40° C ≤T A≤+85° C 1 10 μA TA= +125° C 15 50 Supply current in AWUFH mode (6)(7) 6. All I/O pins in input mode with a static value at VDD or VSS (no load). Data tested in production at VDD max. and fCPU max. 7. This consumption refers to the Halt period only and not the associated run period which is software dependent. TA= +25° C 20 30 Figure 63. Typical IDD in RUN vs. fCPU Figure 64. Typical IDD in Slow vs. fCPU 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 Vdd (V) 8Mhz 4Mhz 1Mhz 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 22.5 33.5 4 4.5 5 5.5 6 Vdd(V) 250Khz 125Khz 62.5Hz |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |