Electronic Components Datasheet Search
  English  ▼

X  

STM32F072C8 Datasheet(PDF) 85 Page - STMicroelectronics

Part # STM32F072C8
Description  Reset and power management
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F072C8 Datasheet(HTML) 85 Page - STMicroelectronics

Back Button STM32F072C8 Datasheet HTML 81Page - STMicroelectronics STM32F072C8 Datasheet HTML 82Page - STMicroelectronics STM32F072C8 Datasheet HTML 83Page - STMicroelectronics STM32F072C8 Datasheet HTML 84Page - STMicroelectronics STM32F072C8 Datasheet HTML 85Page - STMicroelectronics STM32F072C8 Datasheet HTML 86Page - STMicroelectronics STM32F072C8 Datasheet HTML 87Page - STMicroelectronics STM32F072C8 Datasheet HTML 88Page - STMicroelectronics STM32F072C8 Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 128 page
background image
DocID025004 Rev 5
85/128
STM32F072x8 STM32F072xB
Electrical characteristics
99
fTRIG(2)
External trigger frequency
fADC = 14 MHz,
12-bit resolution
--
823
kHz
12-bit resolution
-
-
17
1/fADC
VAIN
Conversion voltage range
-
0
-
VDDA
V
RAIN(2)
External input impedance
See Equation 1 and
Table 58
for details
--
50
kΩ
RADC(2)
Sampling switch
resistance
--
-
1
kΩ
CADC(2)
Internal sample and hold
capacitor
--
-
8
pF
tCAL(2)(3)
Calibration time
fADC = 14 MHz
5.9
µs
-83
1/fADC
WLATENCY(2)(4)
ADC_DR register ready
latency
ADC clock = HSI14
1.5 ADC
cycles + 2
fPCLK cycles
-
1.5 ADC
cycles + 3
fPCLK cycles
-
ADC clock = PCLK/2
-
4.5
-
fPCLK
cycle
ADC clock = PCLK/4
-
8.5
-
fPCLK
cycle
tlatr(2)
Trigger conversion latency
fADC = fPCLK/2 = 14 MHz
0.196
µs
fADC = fPCLK/2
5.5
1/fPCLK
fADC = fPCLK/4 = 12 MHz
0.219
µs
fADC = fPCLK/4
10.5
1/fPCLK
fADC = fHSI14 = 14 MHz
0.179
-
0.250
µs
JitterADC
ADC jitter on trigger
conversion
fADC = fHSI14
-1
-
1/fHSI14
tS(2)
Sampling time
fADC = 14 MHz
0.107
-
17.1
µs
-
1.5
-
239.5
1/fADC
tSTAB(2)
Stabilization time
-
14
1/fADC
tCONV(2)
Total conversion time
(including sampling time)
fADC = 14 MHz,
12-bit resolution
1-
18
µs
12-bit resolution
14 to 252 (tS for sampling +12.5 for
successive approximation)
1/fADC
1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 µA on IDDA and 60 µA
on IDD should be taken into account.
2. Guaranteed by design, not tested in production.
3. Specified value includes only ADC timing. It does not include the latency of the register access.
4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.
Table 57. ADC characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com