STA559BW datasheet(22/67 Pages) STMICROELECTRONICS

22 / 67 page

STA559BW

22/67

DocID18190 Rev 2

6.1

Configuration registers (addr 0x00 to 0x05)

6.1.1

Configuration register A (addr 0x00)

Master clock select

The STA559BW supports sample rates of 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz,

176.4 kHz, and 192 kHz. Therefore the internal clock is:



32.768 MHz for 32 kHz



45.1584 MHz for 44.1 kHz, 88.2 kHz, and 176.4 kHz



49.152 MHz for 48 kHz, 96 kHz, and 192 kHz

The external clock frequency provided to the XTI pin must be a multiple of the input sample

frequency (fs).

0x1F

A1CF3

C3B[7:0]

0x20

A2CF1

C4B[23:16]

0x21

A2CF2

C4B[15:8]

0x22

A2CF3

C4B[7:0]

0x23

B0CF1

C5B[23:16]

0x24

B0CF2

C5B[15:8]

0x25

B0CF3

C5B[7:0]

0x26

CFUD

Reserved

0x27

MPCC1

MPCC[15:8]

0x28

MPCC2

MPCC[7:0]

0x29

DCC1

DCC[15:8]

0x2A

DCC2

DCC[7:0]

0x2B

FDRC1

FDRC[15:8]

0x2C

FDRC2

FDRC[7:0]

0x2D

STATUS

PLLUL

FAULT

UVFAULT

Reserved

OCFAULT

OCWARN

TFAULT

TWARN

Table 8. Register summary (continued)

Addr

Name

FDRB

TWAB

TWRB

IR1

IR0

MCS2

MCS1

MCS0

Table 9. Master clock select

Bit

R/W

RST

Name

Description

0R/W

MCS0

Selects the ratio between the input I²S sample

frequency and the input clock.

1R/W

MCS1

2R/W

MCS2

STA559BW Datasheet(PDF) 22 Page - STMicroelectronics

STA559BW Datasheet(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL