Electronic Components Datasheet Search
  English  ▼

X  

MSI6000 Datasheet(PDF) 5 Page - MagnaChip Semiconductor.

Part # MSI6000
Description  11-Channel Level Shifter with Gate Voltage Shaping and Discharge Functions
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MGCHIP [MagnaChip Semiconductor.]
Direct Link  http://www.magnachip.co.kr
Logo MGCHIP - MagnaChip Semiconductor.

MSI6000 Datasheet(HTML) 5 Page - MagnaChip Semiconductor.

  MSI6000 Datasheet HTML 1Page - MagnaChip Semiconductor. MSI6000 Datasheet HTML 2Page - MagnaChip Semiconductor. MSI6000 Datasheet HTML 3Page - MagnaChip Semiconductor. MSI6000 Datasheet HTML 4Page - MagnaChip Semiconductor. MSI6000 Datasheet HTML 5Page - MagnaChip Semiconductor. MSI6000 Datasheet HTML 6Page - MagnaChip Semiconductor. MSI6000 Datasheet HTML 7Page - MagnaChip Semiconductor. MSI6000 Datasheet HTML 8Page - MagnaChip Semiconductor. MSI6000 Datasheet HTML 9Page - MagnaChip Semiconductor.  
Zoom Inzoom in Zoom Outzoom out
 5 / 9 page
background image
Confidential
Datasheet Version 1.1
June 2016. Revision 1.1
MagnaChip Semiconductor Ltd.
5
Level shifters
The MSI6000 has the 11-channel high voltage level shifter. It is designed to shift the level of a logic signal to
VGH or VGL. VGH is positive supplies with voltage range for +5V to +37.5V. and VGL is the negative supply with
voltage range for -15V to -5V.
Figure 2 contains a simplified block diagram of one channel with gate voltage shaping.
Level
Shifter&
GPM
Control
Block
RE
VGL
Q3
Q2
Q1
VGH
AVDD
GCLKX To LCD Panel
ONCLK
OFFCLK
Figure 2) Level shifter Channel with Gate Voltage Shaping
On the rising edge of ONCLK, Q1 turns on, Q2 turns off and Q3 is turned on during a certain time which is set
by the RE resistor. So GCLK1 is charged by AVDD voltage through the RE resistor. After that, Q3 is turned off
and Q1 is turned on and GCLK1 voltage goes up to VGH. On the rising edge of OFFCLK, Q1 turns off, Q3 is
turned on, and GCLK1 voltage slices through Q3 and the RE resistor is connected to RE pin. On the falling edge
of OFFCLK, Q2 is turned on and Q3 is turned off, and GCLK1 voltage is driven to VGL.
This sequence is shown in the below figure.
Figure 3) Gate Voltage Shaping Timing Diagram
OFFCLK
GCLK1
ONCLK
VGL
GND
VGH
GND
VLOGIC
GND
VLOGIC



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com